NDLI: Novel designs of nanometric parity preserving reversible compressor

Content Provider	Springer Nature Link
Author	Shoaei, Soghra Haghparast, Majid
Copyright Year	2014
Abstract	Reversible logic is a new field of study that has applications in optical information processing, low power CMOS design, DNA computing, bioinformatics, and nanotechnology. Low power consumption is a basic issue in VLSI circuits today. To prevent the distribution of errors in the quantum circuit, the reversible logic gates must be converted into fault-tolerant quantum operations. Parity preserving is used to realize fault tolerant in this circuits. This paper proposes a new parity preserving reversible gate. We named it NPPG gate. The most significant aspect of the NPPG gate is that it can be used to produce parity preserving reversible full adder circuit. The proposed parity preserving reversible full adder using NPPG gate is more efficient than the existing designs in term of quantum cost and it is optimized in terms of number of constant inputs and garbage outputs. Compressors are of importance in VLSI and digital signal processing applications. Effective VLSI compressors reduce the impact of carry propagation of arithmetic operations. They are built from the full adder blocks. We also proposed three new approaches of parity preservation reversible 4:2 compressor circuits. The third design is better than the previous two in terms of evaluation parameters. The important contributions have been made in the literature toward the design of reversible 4:2 compressor circuits; however, there are not efforts toward the design of parity preservation reversible 4:2 compressor circuits. All the scales are in the nanometric criteria.
Starting Page	1701
Ending Page	1714
Page Count	14
File Format	PDF
ISSN	15700755
Journal	Quantum Information Processing
Volume Number	13
Issue Number	8
e-ISSN	15731332
Language	English
Publisher	Springer US
Publisher Date	2014-05-28
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Reversible logic Quantum circuits Nanometric circuits Parity preservation Reversible compressor Theoretical physics Quantum Information Technology, Spintronics Quantum Computing Data Structures, Cryptology and Information Theory Quantum Physics Mathematical Physics
Content Type	Text
Resource Type	Article
Subject	Statistical and Nonlinear Physics Theoretical Computer Science Signal Processing Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering Modeling and Simulation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Depth-optimized reversible circuit synthesis

Considering nearest neighbor constraints of quantum circuits at the reversible circuit level

Radix-independent, efficient arrays for multi-level n-qudit quantum and reversible computation

Depth optimization for topological quantum circuits

Reversible circuit synthesis by genetic programming using dynamic gate libraries

Line ordering of reversible circuits for linear nearest neighbor realization

Novel Designs of Nanometric Parity Preserving Reversible Circuits

A quantum multiply-accumulator

Implementing a one-bit reversible full adder using quantum-dot cellular automata

Novel designs of nanometric parity preserving reversible compressor

Similar Documents

Depth-optimized reversible circuit synthesis

Considering nearest neighbor constraints of quantum circuits at the reversible circuit level

Radix-independent, efficient arrays for multi-level n-qudit quantum and reversible computation

Depth optimization for topological quantum circuits

Reversible circuit synthesis by genetic programming using dynamic gate libraries

Line ordering of reversible circuits for linear nearest neighbor realization

Novel Designs of Nanometric Parity Preserving Reversible Circuits

A quantum multiply-accumulator

Implementing a one-bit reversible full adder using quantum-dot cellular automata

Novel designs of nanometric parity preserving reversible compressor