NDLI: A State-of-the-art Elliptic Curve Cryptographic Processor Operating in the Frequency Domain

Content Provider	Springer Nature Link
Author	Baktır, Selçuk Kumar, Sandeep Paar, Christof Sunar, Berk
Copyright Year	2007
Abstract	We propose a novel area/time efficient elliptic curve cryptography (ECC) processor architecture which performs all finite field arithmetic operations in the discrete Fourier domain. The proposed architecture utilizes a class of optimal extension fields (OEF) GF(q $^{ m }$) where the field characteristic is a Mersenne prime q = 2$^{ n }$ − 1 and m = n. The main advantage of our architecture is that it achieves extension field modular multiplication in the discrete Fourier domain with only a linear number of base field GF(q) multiplications in addition to a quadratic number of simpler operations such as addition and bitwise rotation. We achieve an area between 25k and 50k equivalent gates for the implementations over OEFs of size 169, 289 and 361 bits. With its low area and high speed, the proposed architecture is well suited for ECC in small device environments such as sensor networks. The work at hand presents the first hardware implementation of a frequency domain multiplier suitable for ECC and the first hardware implementation of ECC in the frequency domain.
Starting Page	259
Ending Page	270
Page Count	12
File Format	PDF
ISSN	1383469X
Journal	Mobile Networks and Applications
Volume Number	12
Issue Number	4
e-ISSN	15728153
Language	English
Publisher	Springer US
Publisher Date	2007-09-30
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	elliptic curve cryptography (ECC) finite fields modular multiplication discrete Fourier domain Business Information Systems Electronic and Computer Engineering Computer Communication Networks Communications Engineering, Networks
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Information Systems Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware Elliptic Curve Cryptographic Processor Over$rm GF(p)$

Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields

Review of Elliptic Curve Processor architectures

Hardware Organization to Achieve High-Speed Elliptic Curve Cryptography for Mobile Devices

Elliptic curve cryptographic processor design using FPGAs

Improved elliptic curve cryptographic processor for general curves over GF(p)

High-performance Public-key Cryptoprocessor for Wireless Mobile Applications

High-speed low-complexity elliptic curve cryptographic processor

Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture

A State-of-the-art Elliptic Curve Cryptographic Processor Operating in the Frequency Domain

Similar Documents

Hardware Elliptic Curve Cryptographic Processor Over$rm GF(p)$

Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields

Review of Elliptic Curve Processor architectures

Hardware Organization to Achieve High-Speed Elliptic Curve Cryptography for Mobile Devices

Elliptic curve cryptographic processor design using FPGAs

Improved elliptic curve cryptographic processor for general curves over GF(p)

High-performance Public-key Cryptoprocessor for Wireless Mobile Applications

High-speed low-complexity elliptic curve cryptographic processor

Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture

A State-of-the-art Elliptic Curve Cryptographic Processor Operating in the Frequency Domain