NDLI: Known Good Die

Content Provider	Springer Nature Link
Author	Gilg, Larry
Copyright Year	1997
Abstract	Advances in reducing size and increasing functionality of electronics have been due primarily to the shrinking geometries and increasing performance of integrated circuit technologies. Recently, development efforts aimed at reducing size and increasingfunctionality have focused on the first level of the electronicpackage. The result has been the development of multichip packaging,technologies in which bare IC chips are mounted on a single high density substrate that serves to “package” thechips, as well as interconnect them. A number of benefits accruebecause of multichip packaging, namely, increased chip density,space savings, higher performance, and less weight. Therefore, thesetechnologies are attractive for today's light weight, portable, highperformance electronic equipment and devices.In spite of these benefits, multichip packaging has not shown the kind of explosive growth and expansion that was predicted[1]. A major inhibitor for these technologies has been theavailability of fully tested and conditioned bare die, or“known good die”. This paper reviews the issues and technologies associated with test and burn-in of bareor minimally packaged IC products.
Starting Page	15
Ending Page	25
Page Count	11
File Format	PDF
ISSN	09238174
Journal	Journal of Electronic Testing
Volume Number	10
Issue Number	1-2
e-ISSN	15730727
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	1997-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Economic Analysis of Test Process Flows for Multichip Modules Using Known Good Die

A Novel RF Test Scheme Based on a DFT Method

2003 Annual Index

Smart Substrate MCMs

2013 Reviewers

Test Technology TC Newsletter

Hierarchical Delay Test Generation

On-Line Fault Monitoring

Design for Testability Using State Distances

Known Good Die

Similar Documents

Economic Analysis of Test Process Flows for Multichip Modules Using Known Good Die

A Novel RF Test Scheme Based on a DFT Method

2003 Annual Index

Smart Substrate MCMs

2013 Reviewers

Test Technology TC Newsletter

Hierarchical Delay Test Generation

On-Line Fault Monitoring

Design for Testability Using State Distances

Known Good Die