NDLI: Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise

Content Provider	Springer Nature Link
Author	Hoque, Tamzidul Narasimhan, Seetharam Wang, Xinmu Mal Sarkar, Sanchita Bhunia, Swarup
Copyright Year	2016
Abstract	Malicious modification of integrated circuits in untrusted design house or foundry has emerged as a major security threat. Such modifications, popularly referred to as Hardware Trojans, are difficult to detect during manufacturing test. Sequential hardware Trojans, usually triggered by a sequence of rare events, represent a common and deadly form of Trojans that can be extremely hard to detect using logic testing approaches. Side-channel analysis has emerged as an effective approach for detection of hardware Trojans. However, existing side-channel approaches suffer from increasing process variations, which largely reduce the detection sensitivity and sets a lower limit of the sizes of Trojans detectable. In this paper, we present TeSR, a Temporal Self-Referencing approach that compares the current signature of a chip at two different time windows to isolate the Trojan effect. Since it uses a chip as a reference to itself, the method completely eliminates the effect of process noise and other design marginalities (e.g. capacitive coupling), thus providing high detection sensitivity for Trojans of varying size. Furthermore, unlike most of the existing approaches, TeSR does not require a golden reference chip instance, which may impose a major limitation. Associated test generation, test application, and signature comparison approaches aimed at maximizing Trojan detection sensitivity are also presented. Simulation results for three complex sequential designs and three representative sequential Trojan circuits demonstrate the effectiveness of the approach under large inter- and intra-die process variations. The approach is also validated with current measurement results from several Xilinx Virtex-II FPGA chips.
Starting Page	107
Ending Page	124
Page Count	18
File Format	PDF
ISSN	09238174
Journal	Journal of Electronic Testing
Volume Number	33
Issue Number	1
e-ISSN	15730727
Language	English
Publisher	Springer US
Publisher Date	2016-12-28
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Hardware Trojan detection Sequential Trojans Side-channel analysis Self-referencing Trust in IC Circuits and Systems Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SeMIA: Self-Similarity-Based IC Integrity Analysis

Detecting Hardware Trojans using On-chip Sensors in an ASIC Design

Golden chip-Free Hardware Trojan Detection through Side-Channel Analysis using Machine Learning

Security Against Hardware Trojan Attacks Using Key-Based Design Obfuscation

Trustworthy Hardware: Trojan Detection and Design-for-Trust Challenges

Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis

Automatic Feature Selection of Hardware Layout: A Step toward Robust Hardware Trojan Detection

Hardware Trojans: current challenges and approaches

On Reverse Engineering-Based Hardware Trojan Detection

Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise

Similar Documents

SeMIA: Self-Similarity-Based IC Integrity Analysis

Detecting Hardware Trojans using On-chip Sensors in an ASIC Design

Golden chip-Free Hardware Trojan Detection through Side-Channel Analysis using Machine Learning

Security Against Hardware Trojan Attacks Using Key-Based Design Obfuscation

Trustworthy Hardware: Trojan Detection and Design-for-Trust Challenges

Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis

Automatic Feature Selection of Hardware Layout: A Step toward Robust Hardware Trojan Detection

Hardware Trojans: current challenges and approaches

On Reverse Engineering-Based Hardware Trojan Detection

Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise