NDLI: Nebelung: Execution Environment for Transactional OpenMP

Content Provider	Springer Nature Link
Author	Milovavić, Miloš Ferrer, Roger Gajiv, Vladimir Unsal, Osman S. Cristal, Adrian Ayguadé, Eduard Valero, Mateo
Copyright Year	2008
Abstract	Future generations of Chip Multiprocessors (CMP) will provide dozens or even hundreds of cores inside the chip. Writing applications that benefit from the massive computational power offered by these chips is not going to be an easy task for mainstream programmers who are used to sequential algorithms rather than parallel ones. This paper explores the possibility of using Transactional Memory (TM) in OpenMP, the industrial standard for writing parallel programs on shared-memory architectures, for C, C++ and Fortran. One of the major complexities in writing OpenMP applications is the use of critical regions (locks), atomic regions and barriers to synchronize the execution of parallel activities in threads. TM has been proposed as a mechanism that abstracts some of the complexities associated with concurrent access to shared data while enabling scalable performance. The paper presents a first proof-of-concept implementation of OpenMP with TM. Some language extensions to OpenMP are proposed to express transactions. These extensions are implemented in our source-to-source OpenMP Mercurium compiler and our Software Transactional Memory (STM) runtime system Nebelung that supports the code generated by Mercurium. Hardware Transactional Memory (HTM) or Hardware-assisted STM (HaSTM) are seen as possible paths to make the tandem TM-OpenMP more scalable. In the evaluation section we show the preliminary results. The paper finishes with a set of open issues that still need to be addressed, either in OpenMP or in the hardware/software implementations of TM.
Starting Page	326
Ending Page	346
Page Count	21
File Format	PDF
ISSN	08857458
Journal	International Journal of Parallel Programming
Volume Number	36
Issue Number	3
e-ISSN	15737640
Language	English
Publisher	Springer US
Publisher Date	2008-04-24
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Compiler OpenMP Runtime system Software Transactional Memory Software Engineering/Programming and Operating Systems Processor Architectures Theory of Computation
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Experiences Developing the OpenUH Compiler and Runtime Infrastructure

ForestGOMP: An Efficient OpenMP Environment for NUMA Architectures

Nested Parallelization with OpenMP

Optimizing OpenMP Programs on Software Distributed Shared Memory Systems

Atomic RMI: A Distributed Transactional Memory Framework

OpenMP Implementation of SPICE3 Circuit Simulator

CLOMP: Accurately Characterizing OpenMP Application Overheads

Multi-Threaded Parallel I/O for OpenMP Applications

Complete Formal Specification of the OpenMP Memory Model

Nebelung: Execution Environment for Transactional OpenMP

Similar Documents

Experiences Developing the OpenUH Compiler and Runtime Infrastructure

ForestGOMP: An Efficient OpenMP Environment for NUMA Architectures

Nested Parallelization with OpenMP

Optimizing OpenMP Programs on Software Distributed Shared Memory Systems

Atomic RMI: A Distributed Transactional Memory Framework

OpenMP Implementation of SPICE3 Circuit Simulator

CLOMP: Accurately Characterizing OpenMP Application Overheads

Multi-Threaded Parallel I/O for OpenMP Applications

Complete Formal Specification of the OpenMP Memory Model

Nebelung: Execution Environment for Transactional OpenMP