NDLI: The Cetus Source-to-Source Compiler Infrastructure: Overview and Evaluation

Content Provider	Springer Nature Link
Author	Bae, Hansang Mustafa, Dheya Lee, Jae Woo Lin, Hao Dave, Chirag Eigenmann, Rudolf Midkiff, Samuel P.
Copyright Year	2012
Abstract	This paper provides an overview and an evaluation of the Cetus source-to-source compiler infrastructure. The original goal of the Cetus project was to create an easy-to-use compiler for research in automatic parallelization of C programs. In meantime, Cetus has been used for many additional program transformation tasks. It serves as a compiler infrastructure for many projects in the US and internationally. Recently, Cetus has been supported by the National Science Foundation to build a community resource. The compiler has gone through several iterations of benchmark studies and implementations of those techniques that could improve the parallel performance of these programs. These efforts have resulted in a system that favorably compares with state-of-the-art parallelizers, such as Intel’s ICC. A key limitation of advanced optimizing compilers is their lack of runtime information, such as the program input data. We will discuss and evaluate several techniques that support dynamic optimization decisions. Finally, as there is an extensive body of proposed compiler analyses and transformations for parallelization, the question of the importance of the techniques arises. This paper evaluates the impact of the individual Cetus techniques on overall program performance.
Starting Page	753
Ending Page	767
Page Count	15
File Format	PDF
ISSN	08857458
Journal	International Journal of Parallel Programming
Volume Number	41
Issue Number	6
e-ISSN	15737640
Language	English
Publisher	Springer US
Publisher Date	2012-08-10
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Automatic parallelization Compiler infrastructure Source-to-source translation Performance Theory of Computation Processor Architectures Software Engineering/Programming and Operating Systems
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Extensible Recognition of Algorithmic Patterns in DSP Programs for Automatic Parallelization

Compiler Infrastructure

Compiler-Assisted Checkpointing of Parallel Codes: The Cetus and LLVM Experience

Experiences Developing the OpenUH Compiler and Runtime Infrastructure

Dynamic and Speculative Polyhedral Parallelization Using Compiler-Generated Skeletons

PETRA: Performance Evaluation Tool for Modern Parallelizing Compilers

Dynamic resolution: A runtime technique for the parallelization of modifications to directed acyclic graphs

Automatic Parallelization of Recursive Procedures

The Design of the PROMIS Compiler—Towards Multi-Level Parallelization

The Cetus Source-to-Source Compiler Infrastructure: Overview and Evaluation

Similar Documents

Extensible Recognition of Algorithmic Patterns in DSP Programs for Automatic Parallelization

Compiler Infrastructure

Compiler-Assisted Checkpointing of Parallel Codes: The Cetus and LLVM Experience

Experiences Developing the OpenUH Compiler and Runtime Infrastructure

Dynamic and Speculative Polyhedral Parallelization Using Compiler-Generated Skeletons

PETRA: Performance Evaluation Tool for Modern Parallelizing Compilers

Dynamic resolution: A runtime technique for the parallelization of modifications to directed acyclic graphs

Automatic Parallelization of Recursive Procedures

The Design of the PROMIS Compiler—Towards Multi-Level Parallelization

The Cetus Source-to-Source Compiler Infrastructure: Overview and Evaluation