NDLI: Using the Xeon Phi Platform to Run Speculatively-Parallelized Codes

Content Provider	Springer Nature Link
Author	Estebanez, Alvaro Llas, Diego R. Gonzalez Escriba, Arturo
Copyright Year	2016
Abstract	Intel Xeon Phi accelerators are one of the newest devices used in the field of parallel computing. However, there are comparatively few studies concerning their performance when using most of the existing parallelization techniques. One of them is thread-level speculation, a technique that optimistically tries to extract parallelism of loops without the need of a compile-time analysis that guarantees that the loop can be executed in parallel. In this article we evaluate the performance delivered by an Intel Xeon Phi coprocessor when using a software, state-of-the-art thread-level speculative parallelization library in the execution of well-known benchmarks. We describe both the internal characteristics of the Xeon Phi platform and the particularities of the thread-level speculation library being used as benchmark. Our results show that, although the Xeon Phi delivers a relatively good speedup in comparison with a shared-memory architecture in terms of scalability, the relatively low computing power of its computational units when specific vectorization and SIMD instructions are not fully exploited makes this first generation of Xeon Phi architectures not competitive (in terms of absolute performance) with respect to conventional multicore systems for the execution of speculatively parallelized code.
Starting Page	225
Ending Page	241
Page Count	17
File Format	PDF
ISSN	08857458
Journal	International Journal of Parallel Programming
Volume Number	45
Issue Number	2
e-ISSN	15737640
Language	English
Publisher	Springer US
Publisher Date	2016-04-08
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Thread-level speculation Speculative parallelization Optimistic parallelization Xeon Phi Theory of Computation Processor Architectures Software Engineering/Programming and Operating Systems
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

New Data Structures to Handle Speculative Parallelization at Runtime

A thread partitioning approach for speculative multithreading

Dual-thread Speculation: A Simple Approach to Uncover Thread-level Parallelism on a Simultaneous Multithreaded Processor

Dynamic and Speculative Polyhedral Parallelization Using Compiler-Generated Skeletons

Speculative Parallelization of Sequential Loops on Multicores

The Impact of Speculative Execution on SMT Processors

Design space exploration of a software speculative parallelization scheme

Squashing Alternatives for Software-Based Speculative Parallelization

Eliminating Barrier Synchronization for Compiler-Parallelized Codes on Software DSMs

Using the Xeon Phi Platform to Run Speculatively-Parallelized Codes

Similar Documents

New Data Structures to Handle Speculative Parallelization at Runtime

A thread partitioning approach for speculative multithreading

Dual-thread Speculation: A Simple Approach to Uncover Thread-level Parallelism on a Simultaneous Multithreaded Processor

Dynamic and Speculative Polyhedral Parallelization Using Compiler-Generated Skeletons

Speculative Parallelization of Sequential Loops on Multicores

The Impact of Speculative Execution on SMT Processors

Design space exploration of a software speculative parallelization scheme

Squashing Alternatives for Software-Based Speculative Parallelization

Eliminating Barrier Synchronization for Compiler-Parallelized Codes on Software DSMs

Using the Xeon Phi Platform to Run Speculatively-Parallelized Codes