NDLI: Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors

Content Provider	Springer Nature Link
Author	Martínez, Carmen Vallejo, Enrique Beivide, Ramón Izu, Cruz Moretó, Miquel
Copyright Year	2006
Abstract	This paper explores the suitability of dense circulant graphs of degree four for the design of on-chip interconnection networks. Networks based on these graphs reduce the Torus diameter in a factor $$\sqrt{2}$$ , which translates into significant performance gains for unicast traffic. In addition, they are clearly superior to Tori when managing collective communications. This paper introduces a new two-dimensional node’s labeling of the networks explored which simplifies their analysis and exploitation. In particular, it provides simple and optimal solutions to two important architectural issues: routing and broadcasting. Other implementation issues such as network folding and scalability by using hierarchical networks are also explored in this work.
Starting Page	193
Ending Page	211
Page Count	19
File Format	PDF
ISSN	08857458
Journal	International Journal of Parallel Programming
Volume Number	34
Issue Number	3
e-ISSN	15737640
Language	English
Publisher	Kluwer Academic Publishers-Plenum Publishers
Publisher Date	2006-06-24
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	On-chip networks topology lay-out routing broadcasting circulant graphs Theory of Computation Software Engineering/Programming and Operating Systems Processor Architectures
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Communication-Driven Routing Technique for Application-Specific NoCs

The Coming Wave of Multithreaded Chip Multiprocessors

Adaptive Runtime-Assisted Block Prefetching on Chip-Multiprocessors

The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors

A Case for Chip Multiprocessors Based on the Data-Driven Multithreading Model

Bandwidth Adaptive Cache Coherence Optimizations for Chip Multiprocessors

Asteroid: Scalable Online Memory Diagnostics for Multi-core, Multi-socket Servers

The Architectural and Operating System Implications on the Performance of Synchronization on ccNUMA Multiprocessors

Workload Mode Identification for Chip Heterogeneous Multiprocessors

Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors

Similar Documents

A Communication-Driven Routing Technique for Application-Specific NoCs

The Coming Wave of Multithreaded Chip Multiprocessors

Adaptive Runtime-Assisted Block Prefetching on Chip-Multiprocessors

The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors

A Case for Chip Multiprocessors Based on the Data-Driven Multithreading Model

Bandwidth Adaptive Cache Coherence Optimizations for Chip Multiprocessors

Asteroid: Scalable Online Memory Diagnostics for Multi-core, Multi-socket Servers

The Architectural and Operating System Implications on the Performance of Synchronization on ccNUMA Multiprocessors

Workload Mode Identification for Chip Heterogeneous Multiprocessors

Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors