NDLI: Scalable, Low-Noise Architecture for Integrated Terahertz Imagers

Content Provider	Springer Nature Link
Author	Gergelyi, Domonkos Földesy, Péter Zarándy, Ákos
Copyright Year	2015
Abstract	We propose a scalable, low-noise imager architecture for terahertz recordings that helps to build large-scale integrated arrays from any field-effect transistor (FET)- or HEMT-based terahertz detector. It enhances the signal-to-noise ratio (SNR) by inherently enabling complex sampling schemes. The distinguishing feature of the architecture is the serially connected detectors with electronically controllable photoresponse. We show that this architecture facilitate room temperature imaging by decreasing the low-noise amplifier (LNA) noise to one-sixteenth of a non-serial sensor while also reducing the number of multiplexed signals in the same proportion. The serially coupled architecture can be combined with the existing read-out circuit organizations to create high-resolution, coarse-grain sensor arrays. Besides, it adds the capability to suppress overall noise with increasing array size. The theoretical considerations are proven on a 4 by 4 detector array manufactured on 180 nm feature sized standard CMOS technology. The detector array is integrated with a low-noise AC-coupled amplifier of 40 dB gain and has a resonant peak at 460 GHz with 200 kV/W overall sensitivity.
Starting Page	520
Ending Page	536
Page Count	17
File Format	PDF
ISSN	18666892
Journal	International Journal of Infrared and Millimeter Waves
Volume Number	36
Issue Number	6
e-ISSN	18666906
Language	English
Publisher	Springer US
Publisher Date	2015-03-24
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	CMOS-based terahertz detector FET HEMT Scalable Low noise Integrated sensor architecture Compressed sensing Imaging Electrical Engineering Electronics and Microelectronics, Instrumentation Optics and Electrodynamics
Content Type	Text
Resource Type	Article
Subject	Instrumentation Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Fast Spatial-domain Terahertz Imaging Using Block-based Compressed Sensing

Noise Analysis of Photoconductive Terahertz Detectors

CMOS-Compatible Room-Temperature Rectifier Toward Terahertz Radiation Detection

Scalable Microstructured Photoconductive Terahertz Emitters

CMOS Integrated Lock-in Readout Circuit for FET Terahertz Detectors

Compressed Sensing in a Fully Non-Mechanical 350 GHz Imaging Setting

Highly Sensitive Terahertz Sensing of Glycerol-Water Mixtures with Metamaterials

Resonant Terahertz InSb Waveguide Device for Sensing Polymers

Terahertz Imaging Detectors in CMOS Technology

Scalable, Low-Noise Architecture for Integrated Terahertz Imagers

Similar Documents

A Fast Spatial-domain Terahertz Imaging Using Block-based Compressed Sensing

Noise Analysis of Photoconductive Terahertz Detectors

CMOS-Compatible Room-Temperature Rectifier Toward Terahertz Radiation Detection

Scalable Microstructured Photoconductive Terahertz Emitters

CMOS Integrated Lock-in Readout Circuit for FET Terahertz Detectors

Compressed Sensing in a Fully Non-Mechanical 350 GHz Imaging Setting

Highly Sensitive Terahertz Sensing of Glycerol-Water Mixtures with Metamaterials

Resonant Terahertz InSb Waveguide Device for Sensing Polymers

Terahertz Imaging Detectors in CMOS Technology

Scalable, Low-Noise Architecture for Integrated Terahertz Imagers