NDLI: Model checking approach to automated planning

Content Provider	Springer Nature Link
Author	Li, Yi Dong, Jin Song Sun, Jing Liu, Yang Sun, Jun
Copyright Year	2013
Abstract	Model checking provides a way to automatically explore the state space of a finite state system based on desired properties, whereas planning is to produce a sequence of actions that leads from the initial state to the target goal states. Previous research in this field proposed a number of approaches for connecting model checking with planning problem solving. In this paper, we investigate the feasibility of using an established model checking framework, Process Analysis Toolkit (PAT), as a planning solution provider for upper layer applications. To achieve this, we first carry out a number of experiments on different model checking tools in order to compare their performance and capabilities on planning problem solving. Our experimental results suggest that solving planning problems using model checkers is not only possible but also practical. We then propose a formal semantic mapping from the standard Planning Domain Description Language (PDDL) to the Labeled Transition System (LTS), based on which a planning module was implemented as a part of the PAT framework. Lastly, we demonstrate and evaluate the approach of using PAT as planning service via a case study on a public transportation management system.
Starting Page	176
Ending Page	202
Page Count	27
File Format	PDF
ISSN	09259856
Journal	Formal Methods in System Design
Volume Number	44
Issue Number	2
e-ISSN	15728102
Language	English
Publisher	Springer US
Publisher Date	2013-10-26
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Model checking Deterministic planning Formal specification & verification Circuits and Systems Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Software Engineering/Programming and Operating Systems
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automated assumption generation for compositional verification

Coverage metrics for temporal logic model checking*

Software Model Checking: The VeriSoft Approach

SAT solver management strategies in IC3: an experimental approach

Theorem prover approach to semistructured data design

Memory model sensitive bytecode verification

Advanced methods for equivalence checking of analog circuits with strong nonlinearities

Model checking parameterized asynchronous shared-memory systems

Temporal property verification as a program analysis task : Extended Version

Model checking approach to automated planning

Similar Documents

Automated assumption generation for compositional verification

Coverage metrics for temporal logic model checking*

Software Model Checking: The VeriSoft Approach

SAT solver management strategies in IC3: an experimental approach

Theorem prover approach to semistructured data design

Memory model sensitive bytecode verification

Advanced methods for equivalence checking of analog circuits with strong nonlinearities

Model checking parameterized asynchronous shared-memory systems

Temporal property verification as a program analysis task : Extended Version

Model checking approach to automated planning