NDLI: System Level Virtual Prototyping of DSP SOCs Using Grammar Based Approach

Content Provider	Springer Nature Link
Author	Hemani, Ahmed Deb, Abhijit Kumar Oberg, Johnny Postula, Adam Lindqvist, Dan Fjellborg, Bjorn
Copyright Year	2000
Abstract	As we move from algorithm on a chip to system on a chip era, the design bottleneck is shifting from individual DSP functions to global control that composes a system from these functions. The practice in industry suffers from global control entering the design flow too late, discontinuity between functional modeling and implementation phase and mixing data flow with global control. MASIC—Maths to ASIC—is a methodology proposed in this paper that targets DSP SOCs and addresses these issues. Global control is specified in a grammar notation and integrates the output of functional modeling phase, the DSP functions, by referencing them. A virtual prototype is automatically built from such a specification that models the global control in VHDL and cosimulates with the DSP functions in C from the functional modeling phase. A highly efficient verification methodology based on separating the verification of global control from DSP functions is proposed. A smooth path to cycle true implementation is possible using either behavioral synthesis, IPs for the DSP functions or manual implementation. Experiments using realistic examples like GSM base band processing, rake receiver and some smaller examples have been carried out to quantify the benefits of MASIC.
Starting Page	295
Ending Page	311
Page Count	17
File Format	PDF
ISSN	09295585
Journal	Design Automation for Embedded Systems
Volume Number	5
Issue Number	3-4
e-ISSN	15728080
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2000-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Special Purpose and Application-Based Systems Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware-Software Prototyping from LOTOS

Virtual Prototyping For Modular And Flexible Hardware-Software Systems

Rapid Prototyping of Embedded Hardware/Software Systems

Extended Synchronous Dataflow for Efficient DSP System Prototyping

Prototyping of Tightly Coupled Hardware/Software-Systems

Scheduling for Concept-Oriented Rapid Prototyping

An Integrated Cosimulation Environment for Heterogeneous Systems Prototyping

Rapid-Prototyping of Embedded Systems via Reprogrammable Devices

Minimization of Data Address Computation Overhead in DSP Programs

System Level Virtual Prototyping of DSP SOCs Using Grammar Based Approach

Similar Documents

Hardware-Software Prototyping from LOTOS

Virtual Prototyping For Modular And Flexible Hardware-Software Systems

Rapid Prototyping of Embedded Hardware/Software Systems

Extended Synchronous Dataflow for Efficient DSP System Prototyping

Prototyping of Tightly Coupled Hardware/Software-Systems

Scheduling for Concept-Oriented Rapid Prototyping

An Integrated Cosimulation Environment for Heterogeneous Systems Prototyping

Rapid-Prototyping of Embedded Systems via Reprogrammable Devices

Minimization of Data Address Computation Overhead in DSP Programs

System Level Virtual Prototyping of DSP SOCs Using Grammar Based Approach