NDLI: System level modeling methodology of NoC design from UML-MARTE to VHDL

Content Provider	Springer Nature Link
Author	Elhaji, Majdi Boulet, Pierre Zitouni, Abdelkrim Meftali, Samy Dekeyser, Jean Luc Tourki, Rached
Copyright Year	2012
Abstract	The evolution of the semiconductor technology caters for the increase in the System-on-Chip (SoC) complexity. In particular, this complexity appears in the communication infrastructures like the Network-on-Chips (NoCs). However many complex SoCs are becoming increasingly hard to manage. In fact, the design space, which represents all the concepts that need to be explored during the SoC design, is becoming dramatically large and difficult to explore. In addition, the manipulation of SoCs at low levels, like the Register Transfer Level (RTL), is based on manual approaches. This has resulted in the increase of both time-to-market and the development costs. Thus, there is a need for developing some automated high level modeling environments for computer aided design in order to handle the design complexity and meet tight time-to-market requirements. The extension of the UML language called UML profile for MARTE (Modeling and Analysis of Real-Time and Embedded systems) allows the modeling of repetitive structures such as the NoC topologies which are based on specific concepts. This paper presents a new methodology for modeling concepts of NoC-based architectures, especially the modeling of topology of the interconnections with the help of the repetitive structure modeling (RSM) package of MARTE profile. This work deals with the ways of improving the effectiveness of the MARTE standard by clarifying and extending some notations in order to model complex NoC topologies. Our contribution includes a description of how these concepts may be mapped into VHDL. The generated code has been successfully evaluated and validated for several NoC topologies.
Starting Page	161
Ending Page	187
Page Count	27
File Format	PDF
ISSN	09295585
Journal	Design Automation for Embedded Systems
Volume Number	16
Issue Number	4
e-ISSN	15728080
Language	English
Publisher	Springer US
Publisher Date	2012-12-07
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	SoC NoC RTL RSM UML/MARTE Circuits and Systems Computer-Aided Engineering (CAD, CAE) and Design Special Purpose and Application-Based Systems
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

System-level design based on UML/MARTE for FPGA-based embedded real-time systems

A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile

HDL code generation from UML/MARTE sequence diagrams for verification and synthesis

Communication architecture design for reconfigurable multimedia SoC platform

Progressive and explicit refinement of scheduling for multidimensional data-flow applications using UML MARTE

Progressive and explicit refinement of scheduling for multidimensional data-flow applications using uml marte

Sequential equivalence checking between system level and RTL descriptions

Exploiting UML based validation for compliance checking of TLM 2 based models

RIDER: Ring deflection router with buffers

System level modeling methodology of NoC design from UML-MARTE to VHDL

Similar Documents

System-level design based on UML/MARTE for FPGA-based embedded real-time systems

A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile

HDL code generation from UML/MARTE sequence diagrams for verification and synthesis

Communication architecture design for reconfigurable multimedia SoC platform

Progressive and explicit refinement of scheduling for multidimensional data-flow applications using UML MARTE

Progressive and explicit refinement of scheduling for multidimensional data-flow applications using uml marte

Sequential equivalence checking between system level and RTL descriptions

Exploiting UML based validation for compliance checking of TLM 2 based models

RIDER: Ring deflection router with buffers

System level modeling methodology of NoC design from UML-MARTE to VHDL