NDLI: A mixed analog–digital fast hamming-weight filtering circuit using switched-capacitor arrays

Content Provider	Springer Nature Link
Author	Abdel hafeez, Saleh Parhami, Behrooz Al Hammouri, Mohammad
Copyright Year	2015
Abstract	Many circuit design applications rely on an intermediate sequence to carry a decision to the next circuit stage. The decision may be carried by a weighted pattern of N bits, with the weights being selected in a way that optimizes the circuit implementation or some aspect of performance. For example, when the weights are consecutive powers of 2 beginning with 1 = 20, we have the standard binary representation. As another example, when all the weights are 1, we have the unary representation that encodes a value k by k asserted bits and N–k unasserted bits (a weight-k bit vector of length N). In this paper, we present the design of a circuit that screens a unary representation to verify that the represented value falls between preset lower and upper limits l and u, passing through any string that represents a value in the interval [l, u] and outputting the all-0 s bit pattern otherwise. Our mixed analog–digital circuit implementation, based on switched-capacitor arrays, provides a decision output within a clock cycle of 4 ns for 16-bit unary representation, when realized with 0.15 μm TSMC technology. The latter results were obtained with normal, per-bit capacitance of 200 fF and single-clock-cycle operation. As an added benefit, our filtering circuit can form the basis for designing a cost-effective Hamming decoder circuit.
Starting Page	35
Ending Page	44
Page Count	10
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	83
Issue Number	1
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2015-02-11
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Decision circuit Hamming decoder Hamming filter Hamming weight Mid-pass filter Switched-capacitor array Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-speed and low-power scalable Hamming weight comparator based on a non-weighted switched-capacitor array

A mixed analog–digital fast hamming-weight filtering circuit using switched-capacitor arrays

A 0.8 μm CMOS testable switched-capacitor filter for video frequency applications

Programmable SC Biquad Using One Single Capacitor Bank

A Novel Switched-Capacitor Based Field-Programmable Analog Array Architecture

A Switched Capacitor Approach to Field-Programmable Analog Array (FPAA) Design

Comparator-based switched-capacitor pipelined analog-to-digital converter with comparator preset, and comparator delay compensation

Clock Feedthrough in CMOS Analog Transmission Gate Switches

Programmable monolithic Gm-C band-pass filter: design and experimental results

A mixed analog–digital fast hamming-weight filtering circuit using switched-capacitor arrays

Similar Documents

High-speed and low-power scalable Hamming weight comparator based on a non-weighted switched-capacitor array

A mixed analog–digital fast hamming-weight filtering circuit using switched-capacitor arrays

A 0.8 μm CMOS testable switched-capacitor filter for video frequency applications

Programmable SC Biquad Using One Single Capacitor Bank

A Novel Switched-Capacitor Based Field-Programmable Analog Array Architecture

A Switched Capacitor Approach to Field-Programmable Analog Array (FPAA) Design

Comparator-based switched-capacitor pipelined analog-to-digital converter with comparator preset, and comparator delay compensation

Clock Feedthrough in CMOS Analog Transmission Gate Switches

Programmable monolithic Gm-C band-pass filter: design and experimental results

A mixed analog–digital fast hamming-weight filtering circuit using switched-capacitor arrays