NDLI: A high-performance 94 GHz double-balanced up-conversion mixer for imaging radar sensors in 90 nm CMOS

Content Provider	Springer Nature Link
Author	Lin, Yo Sheng Nguyen, Van Kien Liu, Run Chi Wang, Chien Chin Ji, Chien Chu
Copyright Year	2016
Abstract	A W-band double-balanced mixer for direct up-conversion using standard 90 nm CMOS technology is reported. The mixer comprises an enhanced double-balanced Gilbert cell with PMOS negative resistance compensation for conversion gain (CG) enhancement and current injection for power consumption reduction and linearity improvement, a Marchand balun for converting the single LO input signal to differential signal, another Marchand balun for converting the differential RF output signal to single signal, and an output buffer amplifier for loading effect suppression, power consumption reduction and CG enhancement. The mixer consumes low power of 6.9 mW and achieves LO-port input reflection coefficient of −17.8 to −38.7 dB and RF-port input reflection coefficient of −16.8 to −27.9 dB for frequencies of 90–100 GHz. The mixer achieves maximum CG of 3.6 dB at 95 GHz, and CG of 2.1 ± 1.5 dB for frequencies of 91.9–99.4 GHz. That is, the corresponding 3 dB CG bandwidth is 7.5 GHz. In addition, the mixer achieves LO-RF isolation of 36.8 dB at 94 GHz. To the authors’ knowledge, the CG, LO-RF isolation and power dissipation results are the best data ever reported for a 94 GHz CMOS/BiCMOS up-conversion mixer.
Starting Page	21
Ending Page	33
Page Count	13
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	87
Issue Number	1
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2016-03-07
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	CMOS 94 GHz Up-conversion mixer Negative resistance compensation Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A high gain and high linearity 94 GHz CMOS up-conversion mixer using negative resistance compensation and simplified modified derivative superposition techniques

Design and implementation of a 94 GHz CMOS down-conversion mixer with integrated miniature planar baluns for image radar sensors

A 5.25-GHz low-power down-conversion mixer in 0.18-μm CMOS technology

Double-Gilbert mixer with enhanced linearity in 65 nm low-power CMOS technology

Bias optimization of 2.4 GHz double gate MOSFET RF mixer

A 90-GHz receiver in 40-nm CMOS for plastic waveguide links

An LO phase mismatch compensation technique for noise reduction in active mixers

A PLL based 12 GHz LO generator with digital phase control in 90 nm CMOS

Body effect up- and down-conversion mixer circuits for low-voltage ultra-wideband operation

A high-performance 94 GHz double-balanced up-conversion mixer for imaging radar sensors in 90 nm CMOS

Similar Documents

A high gain and high linearity 94 GHz CMOS up-conversion mixer using negative resistance compensation and simplified modified derivative superposition techniques

Design and implementation of a 94 GHz CMOS down-conversion mixer with integrated miniature planar baluns for image radar sensors

A 5.25-GHz low-power down-conversion mixer in 0.18-μm CMOS technology

Double-Gilbert mixer with enhanced linearity in 65 nm low-power CMOS technology

Bias optimization of 2.4 GHz double gate MOSFET RF mixer

A 90-GHz receiver in 40-nm CMOS for plastic waveguide links

An LO phase mismatch compensation technique for noise reduction in active mixers

A PLL based 12 GHz LO generator with digital phase control in 90 nm CMOS

Body effect up- and down-conversion mixer circuits for low-voltage ultra-wideband operation

A high-performance 94 GHz double-balanced up-conversion mixer for imaging radar sensors in 90 nm CMOS