NDLI: Design of a single-ended energy efficient data-dependent-write-assist dynamic (DDWAD) SRAM cell for improved stability and reliability

Content Provider	Springer Nature Link
Author	Singh, Ajay Kumar Saadatzi, Mohammadsadegh Venkataseshaiah, C.
Copyright Year	2016
Abstract	A data-dependent write-assist dynamic (DDWAD) SRAM cell is proposed to reduce the power consumption and enhance the relaibility against process, voltage, temperature variation and aging effect under static stress. The cell has distinct read and write circuits with single bit line for respective operations which improve the read stability. In the cell, write operation is performed using separate write signal WS instead of wordline WL. The write signal WS is introduced to reduce the discharging actvity at the write bit line BL to reduce the dynamic power consumption. The latch property of the cell is disabled during write operation to flip the data faster at the storage nodes. The proposed design approach provides high immunity to the data-dependent bit line leakage and results in lower voltage drop on BL, lower leakage current and lower parasitic capacitance. The proposed cell consumes approximately 60.4 % lower write power and 52.8 % read power compared to the other cells. The storage node does not float during read operation and thus cell is not sensitive to any positive noise. The data in the cell can be maintained even if the power supply is reduced to 300 mV.
Starting Page	411
Ending Page	426
Page Count	16
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	90
Issue Number	2
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2016-08-26
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Data-dependent Dynamic/static power consumption Write/read operation SRAM cell Write ability and read static noise margin Circuits and Systems Electrical Engineering Signal,Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Statistical analysis of low-power SRAM cell structure

Sram cell performance in deep submicron technology sampath kumar.

Read stability and write ability analysis of different sram cell structures.

Analyzing static and dynamic write margin for nanometer SRAMs

Evaluation of Read- and Write-Assist circuits for GeOI FinFET 6T SRAM cells

Read/Write Operation

Analytical modeling of read noise margin of a CNFET based 6T SRAM cell

Ultra-Low Power, Process-Tolerant 10T (PT10T) SRAM with Improved Read/Write Ability for Internet of Things (IoT) Applications

Static read stability and write ability metrics in FinFET based SRAM considering read and write-assist circuits

Design of a single-ended energy efficient data-dependent-write-assist dynamic (DDWAD) SRAM cell for improved stability and reliability

Similar Documents

Statistical analysis of low-power SRAM cell structure

Sram cell performance in deep submicron technology sampath kumar.

Read stability and write ability analysis of different sram cell structures.

Analyzing static and dynamic write margin for nanometer SRAMs

Evaluation of Read- and Write-Assist circuits for GeOI FinFET 6T SRAM cells

Read/Write Operation

Analytical modeling of read noise margin of a CNFET based 6T SRAM cell

Ultra-Low Power, Process-Tolerant 10T (PT10T) SRAM with Improved Read/Write Ability for Internet of Things (IoT) Applications

Static read stability and write ability metrics in FinFET based SRAM considering read and write-assist circuits

Design of a single-ended energy efficient data-dependent-write-assist dynamic (DDWAD) SRAM cell for improved stability and reliability