NDLI: Analog CMOS Chipset for a 2-D Sound Localization System

Content Provider	Springer Nature Link
Author	Grech, Ivan Micallef, Joseph Vladimirova, Tanya
Copyright Year	2004
Abstract	2-D sound localization can be carried out by extracting a number of features, known as localization cues, from two received left and right signals. This paper presents the measurement results obtained from three cue extraction chips implemented using standard 0.8 μm double-poly double-metal CMOS technology (threshold voltage: 0.8 V) and operating at a supply voltage of ±0.9 V. The chips consist of an onset detector which determines those portions of the received waveform which contain primarily incident (as opposed to echo) information, a spectral cue front-end and a time delay estimator used for the extraction of spectral cues and time delay cues, respectively. Some test results from each chip are first presented, together with measured cue values. The response of the complete system, with different source locations and under different noise and input signal conditions is then investigated. Results show that 2-D localization accuracy of 5° is possible using hardware-extracted localization cues. The performance of the onset detector in reducing errors arising from echo interference is also assessed. Finally, the localization performance of the system using different sound sources is presented. To our knowledge, these are the first test results obtained from such an analog hardware for a 2-D sound localization system.
Starting Page	167
Ending Page	184
Page Count	18
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	41
Issue Number	2-3
e-ISSN	15731979
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2004-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Electronic and Computer Engineering Signal, Image and Speech Processing Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-Power Log-Domain CMOS Filter Bank for 2-D Sound Source Localization

High Performance CMOS Analog Arithmetic Circuits

Analog Integrated 2-D Optical Flow Sensor

Four-quadrant analog multiplier based on CMOS inverters

Analog inner product operations for image compression in 0.35-μm CMOS

Synchronizable Compact CMOS Oscillator

Design guidelines of CMOS class-AB output stages: a tutorial

A 2.7 V CMOS Analog Front End for CCD Video Systems

A Symmetric Complementary Structure for RF CMOS Analog Squarer and Four-Quadrant Analog Multiplier

Analog CMOS Chipset for a 2-D Sound Localization System

Similar Documents

Low-Power Log-Domain CMOS Filter Bank for 2-D Sound Source Localization

High Performance CMOS Analog Arithmetic Circuits

Analog Integrated 2-D Optical Flow Sensor

Four-quadrant analog multiplier based on CMOS inverters

Analog inner product operations for image compression in 0.35-μm CMOS

Synchronizable Compact CMOS Oscillator

Design guidelines of CMOS class-AB output stages: a tutorial

A 2.7 V CMOS Analog Front End for CCD Video Systems

A Symmetric Complementary Structure for RF CMOS Analog Squarer and Four-Quadrant Analog Multiplier

Analog CMOS Chipset for a 2-D Sound Localization System