WebSite Logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Language
    অসমীয়া বাংলা भोजपुरी डोगरी English ગુજરાતી हिंदी ಕನ್ನಡ
    Khasi कोंकणी मैथिली മലയാളം ꯃꯤꯇꯩ ꯂꯣꯟ मराठी Mizo नेपाली
    ଓଡ଼ିଆ ਪੰਜਾਬੀ संस्कृत ᱥᱟᱱᱛᱟᱲᱤ सिन्धी தமிழ் తెలుగు اردو
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Analog Integrated Circuits and Signal Processing
  2. Analog Integrated Circuits and Signal Processing : Volume 81
  3. Analog Integrated Circuits and Signal Processing : Volume 81, Issue 2, November 2014
  4. Less occupied and ultra-low noise LDO design
Loading...

Please wait, while we are loading the content...

Analog Integrated Circuits and Signal Processing : Volume 92
Analog Integrated Circuits and Signal Processing : Volume 91
Analog Integrated Circuits and Signal Processing : Volume 90
Analog Integrated Circuits and Signal Processing : Volume 89
Analog Integrated Circuits and Signal Processing : Volume 88
Analog Integrated Circuits and Signal Processing : Volume 87
Analog Integrated Circuits and Signal Processing : Volume 86
Analog Integrated Circuits and Signal Processing : Volume 85
Analog Integrated Circuits and Signal Processing : Volume 84
Analog Integrated Circuits and Signal Processing : Volume 83
Analog Integrated Circuits and Signal Processing : Volume 82
Analog Integrated Circuits and Signal Processing : Volume 81
Analog Integrated Circuits and Signal Processing : Volume 81, Issue 3, December 2014
Analog Integrated Circuits and Signal Processing : Volume 81, Issue 2, November 2014
An ultra-high gain low power two stage CMOS op-amp based on inverse aspect ratio self cascode structures
Eliminating complex conjugate poles in two-stage operational amplifiers with current buffer Miller compensation
A very high performance compact CMOS current mirror
A 0.25-V 22-nS symmetrical bulk-driven OTA for low-frequency $$G_m$$ -C applications in 130-nm digital CMOS process
A novel pseudo differential transconductor for IEEE 802.11 WLANs
Ultra-low voltage fractional-order differentiator and integrator topologies: an application for handling noisy ECGs
Employing R-0.5R networks in ultra-low bio-medical active-RC lowpass filters
A 0.5-V low power analog front-end for heart-rate detector
A low power multiple output switch-mode power supply with wide input range
A fast-transient high-PSR output-capacitor-free low-dropout regulator for low-power embedded systems
Less occupied and ultra-low noise LDO design
A 3 Gb/s transmitter with a tapless pre-emphasis CML output driver
A ΣΔ micro accelerometer with 6 µg/√Hz resolution and 130 dB dynamic range
Dual-channel multiplexing technology and its realization in interpolation filter in stereo audio sigma-delta DAC
A 0.03 mm2 delta-sigma modulator with cascaded-inverter amplifier
A 5 Gb/s multi-mode transmitter with de-emphasis for PCI Express 2.0/USB 3.0
A 10-bit 1.8 V 45 mW 100 MHz CMOS transmitter chip for use in an XDSL modem in a home network
A 6 Gb/s transmitter with data-dependent jitter reduction technique for displayport physical layer
A broadband, high isolation millimeter-wave CMOS power amplifier using a transformer and transmission line matching topology
Analog Integrated Circuits and Signal Processing : Volume 81, Issue 1, October 2014
Analog Integrated Circuits and Signal Processing : Volume 80
Analog Integrated Circuits and Signal Processing : Volume 79
Analog Integrated Circuits and Signal Processing : Volume 78
Analog Integrated Circuits and Signal Processing : Volume 77
Analog Integrated Circuits and Signal Processing : Volume 76
Analog Integrated Circuits and Signal Processing : Volume 75
Analog Integrated Circuits and Signal Processing : Volume 74
Analog Integrated Circuits and Signal Processing : Volume 73
Analog Integrated Circuits and Signal Processing : Volume 72
Analog Integrated Circuits and Signal Processing : Volume 71
Analog Integrated Circuits and Signal Processing : Volume 70
Analog Integrated Circuits and Signal Processing : Volume 69
Analog Integrated Circuits and Signal Processing : Volume 68
Analog Integrated Circuits and Signal Processing : Volume 67
Analog Integrated Circuits and Signal Processing : Volume 66
Analog Integrated Circuits and Signal Processing : Volume 65
Analog Integrated Circuits and Signal Processing : Volume 64
Analog Integrated Circuits and Signal Processing : Volume 63
Analog Integrated Circuits and Signal Processing : Volume 62
Analog Integrated Circuits and Signal Processing : Volume 61
Analog Integrated Circuits and Signal Processing : Volume 60
Analog Integrated Circuits and Signal Processing : Volume 59
Analog Integrated Circuits and Signal Processing : Volume 58
Analog Integrated Circuits and Signal Processing : Volume 57
Analog Integrated Circuits and Signal Processing : Volume 56
Analog Integrated Circuits and Signal Processing : Volume 55
Analog Integrated Circuits and Signal Processing : Volume 54
Analog Integrated Circuits and Signal Processing : Volume 53
Analog Integrated Circuits and Signal Processing : Volume 52
Analog Integrated Circuits and Signal Processing : Volume 51
Analog Integrated Circuits and Signal Processing : Volume 50
Analog Integrated Circuits and Signal Processing : Volume 49
Analog Integrated Circuits and Signal Processing : Volume 48
Analog Integrated Circuits and Signal Processing : Volume 47
Analog Integrated Circuits and Signal Processing : Volume 46
Analog Integrated Circuits and Signal Processing : Volume 45
Analog Integrated Circuits and Signal Processing : Volume 44
Analog Integrated Circuits and Signal Processing : Volume 43
Analog Integrated Circuits and Signal Processing : Volume 42
Analog Integrated Circuits and Signal Processing : Volume 41
Analog Integrated Circuits and Signal Processing : Volume 40
Analog Integrated Circuits and Signal Processing : Volume 39
Analog Integrated Circuits and Signal Processing : Volume 38
Analog Integrated Circuits and Signal Processing : Volume 37
Analog Integrated Circuits and Signal Processing : Volume 36
Analog Integrated Circuits and Signal Processing : Volume 35
Analog Integrated Circuits and Signal Processing : Volume 34
Analog Integrated Circuits and Signal Processing : Volume 33
Analog Integrated Circuits and Signal Processing : Volume 32
Analog Integrated Circuits and Signal Processing : Volume 31
Analog Integrated Circuits and Signal Processing : Volume 30
Analog Integrated Circuits and Signal Processing : Volume 29
Analog Integrated Circuits and Signal Processing : Volume 28
Analog Integrated Circuits and Signal Processing : Volume 27
Analog Integrated Circuits and Signal Processing : Volume 26
Analog Integrated Circuits and Signal Processing : Volume 25
Analog Integrated Circuits and Signal Processing : Volume 24
Analog Integrated Circuits and Signal Processing : Volume 23
Analog Integrated Circuits and Signal Processing : Volume 22
Analog Integrated Circuits and Signal Processing : Volume 21
Analog Integrated Circuits and Signal Processing : Volume 20
Analog Integrated Circuits and Signal Processing : Volume 19
Analog Integrated Circuits and Signal Processing : Volume 18
Analog Integrated Circuits and Signal Processing : Volume 17
Analog Integrated Circuits and Signal Processing : Volume 16
Analog Integrated Circuits and Signal Processing : Volume 15
Analog Integrated Circuits and Signal Processing : Volume 14
Analog Integrated Circuits and Signal Processing : Volume 13
Analog Integrated Circuits and Signal Processing : Volume 12

Similar Documents

...
A fast-transient high-PSR output-capacitor-free low-dropout regulator for low-power embedded systems

Article

...
An inner ESR-fungible compensation technique for ultra low power low dropout regulators

Article

...
Fully on-chip switched capacitor NMOS low dropout voltage regulator

Article

...
A fully on-chip area-efficient CMOS low-dropout regulator with fast load regulation

Article

...
Enhanced active feedback technique with dynamic compensation for low-dropout voltage regulator

Article

...
A fully on-chip 1-μW capacitor-free low-dropout regulator with adaptive output stage

Article

...
FVF LDO regulator with dual dynamic-load composite gain stage

Article

...
A dynamic zero frequency compensation for 3 A NMOS ultra-low dropout regulator

Article

...
A capacitor-less LDO regulator with dynamic transconductance enhancement technique

Article

Less occupied and ultra-low noise LDO design

Content Provider Springer Nature Link
Author Wang, Jiang peng Jiang, Jin guang Zhou, Xi feng
Copyright Year 2014
Abstract This paper presents a less-occupied and ultra-low noise LDO structure. This structure can achieve ultra-low noise performance without large filter capacitor by incorporating a capacitance amplifying circuit in the structure of LDO with pre-regulation. A large amount of chip area will be saved in this structure. A novel LDO in proposed structure is realized under SMIC 0.18 μm process. The experiment results show that proposed LDO structure can achieve a total output noise of 25.5 μV between 10 Hz and 1 kHz and 56.4 μV between 1 kHz and 1 MHz with a filter capacitor of 5pF. PSR is −71.6 dB under low frequency until 49 kHz and at least −65.7 dB under entire frequency range.
Starting Page 453
Ending Page 459
Page Count 7
File Format PDF
ISSN 09251030
Journal Analog Integrated Circuits and Signal Processing
Volume Number 81
Issue Number 2
e-ISSN 15731979
Language English
Publisher Springer US
Publisher Date 2014-09-07
Publisher Place Boston
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword Low noise Small area High PSR Low dropout regulator Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type Text
Resource Type Article
Subject Surfaces, Coatings and Films Signal Processing Hardware and Architecture
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
Cite this Content
Loading...