NDLI: Novel loop architectures for enhancing linearity and resolution of analog-to-digital converters

Content Provider	Springer Nature Link
Author	Guessab, Sylvie Benabes, Philippe
Copyright Year	2009
Abstract	This paper proposes three mixed (analog and digital) loop architectures which involve an analog-to-digital converter and enhance its linearity and its resolution. Their benefits are discussed with mathematical models and high-level simulations (the ADC inserted in the loops is then a passive sigma-delta structure). One of the loop topologies is particularly highlighted: it is ideally able to enhance resolution by 5 bits without damaging bandwidth. The only added analog element is an active differential low-pass filter. The other operators are fully digital: a predictor and some models of the analog parts. The effect of some defaults, such as mismatch and common mode, is illustrated by high-level simulations. The needed accuracy for the digital parameters is evaluated to 16 bits. The test of a prototype realized in a 0.35 μm CMOS technology validates the principle and demonstrates that the critical element of the structure is the active differential filter.
Starting Page	359
Ending Page	377
Page Count	19
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	65
Issue Number	3
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2009-10-27
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Analog-to-digital conversion Sigma-delta Linearity Resolution Consumption Signal, Image and Speech Processing Electrical Engineering Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Review and advances in delta-sigma DAC error estimation based on additive noise modelling

A 0.5 V 65.7 dB 1 MHz continuous-time complex delta sigma modulator

Digital based calibration technique for continuous-time bandpass sigma-delta analog-to-digital converters

Design and modeling of high-resolution multibit log-domain $$\Delta \Sigma$$ modulators

Design techniques for time-mode noise-shaping analog-to-digital converters: a state-of-the-art review

A Comparison Design of Comb Decimators for Sigma-Delta Analog-to-Digital Converters

A new interpolation technique for time interleaved $$\Upsigma\Updelta$$ A/D converters

Extended frequency-band-decomposition sigma–delta A/D converter

A study of excess loop delay in tunable continuous-time bandpass delta–sigma modulators using RC-resonators

Novel loop architectures for enhancing linearity and resolution of analog-to-digital converters

Similar Documents

Review and advances in delta-sigma DAC error estimation based on additive noise modelling

A 0.5 V 65.7 dB 1 MHz continuous-time complex delta sigma modulator

Digital based calibration technique for continuous-time bandpass sigma-delta analog-to-digital converters

Design and modeling of high-resolution multibit log-domain $$\Delta \Sigma$$ modulators

Design techniques for time-mode noise-shaping analog-to-digital converters: a state-of-the-art review

A Comparison Design of Comb Decimators for Sigma-Delta Analog-to-Digital Converters

A new interpolation technique for time interleaved $$\Upsigma\Updelta$$ A/D converters

Extended frequency-band-decomposition sigma–delta A/D converter

A study of excess loop delay in tunable continuous-time bandpass delta–sigma modulators using RC-resonators

Novel loop architectures for enhancing linearity and resolution of analog-to-digital converters