NDLI: A MEMS guide plate for a high temperature testing of a wafer level packaged die wafer

Content Provider	Springer Nature Link
Author	Choi, Woo Chang Ryu, Jee Youl
Copyright Year	2010
Abstract	This paper describes the design and fabrication of a MEMS guide plate, which was used for a vertical probe card to test a wafer level packaged die wafer. The size of the fabricated MEMS guide plate was 10.6 × 10.6 cm. The MEMS guide plate consisted of 8,192 holes to insert pogo pins, and four holes for bolting between the guide plate and the housing. To insert pogo pins easily, an inclined plane was defined at the back of each hole. Pitch and diameter of the hole were 650 and 260 µm, respectively. In order to define inserting holes and inclined planes at an exact position, silicon MEMS technology was used such as anisotropic etching, deep reactive etching and more. Silicon was used as the material of the guide plate to reduce alignment mismatch between the pogo pins and solder bumps during a high temperature testing. A combined probe card with the fabricated MEMS guide plate showed good x–y alignment and planarity errors within ±9 and ±10 μm at room temperature, respectively. In addition, x–y alignment and planarity are ±20 and ±16 μm at 125°C, respectively. The proposed MEMS guide plate can be applied to a vertical probe card for burn-in testing of a wafer level packaged die wafer because the thermal expansion coefficient of the MEMS guide plate and die wafer is same.
Starting Page	143
Ending Page	148
Page Count	6
File Format	PDF
ISSN	09467076
Journal	Microsystem Technologies
Volume Number	17
Issue Number	1
e-ISSN	14321858
Language	English
Publisher	Springer-Verlag
Publisher Date	2010-11-18
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Electronics and Microelectronics, Instrumentation Mechanical Engineering Nanotechnology
Content Type	Text
Resource Type	Article
Subject	Nanoscience and Nanotechnology Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A dielectrophoretic chip packaged at wafer level

Wafer-level reliability characterization for wafer-level-packaged microbolometer with ultrasmall array size

CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration

Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect

Special issue WaferBond’13 : “International Conference on Wafer Bonding for MEMS Technologies and Wafer Level Integration”

A MEMS packaged capacitive pressure sensor employing 3C-SiC with operating temperature of 500 °C

Single-wafer die-level fusion bonding process for multi-layer devices

Special issue on WaferBond‘11 : “International Conference on Wafer Bonding for MEMS technologies and Wafer Level Integration”

Wafer-level plasma activated bonding: new technology for MEMS fabrication

A MEMS guide plate for a high temperature testing of a wafer level packaged die wafer

Similar Documents

A dielectrophoretic chip packaged at wafer level

Wafer-level reliability characterization for wafer-level-packaged microbolometer with ultrasmall array size

CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration

Reliability study of hermetic wafer level MEMS packaging with through-wafer interconnect

Special issue WaferBond’13 : “International Conference on Wafer Bonding for MEMS Technologies and Wafer Level Integration”

A MEMS packaged capacitive pressure sensor employing 3C-SiC with operating temperature of 500 °C

Single-wafer die-level fusion bonding process for multi-layer devices

Special issue on WaferBond‘11 : “International Conference on Wafer Bonding for MEMS technologies and Wafer Level Integration”

Wafer-level plasma activated bonding: new technology for MEMS fabrication

A MEMS guide plate for a high temperature testing of a wafer level packaged die wafer