NDLI: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology

Content Provider	Springer Nature Link
Author	Safaei Mehrabani, Yavar Eshghi, Mohammad
Copyright Year	2015
Abstract	This paper presents two asymmetric and symmetric multi-threshold, high-speed, and energy-efficient Full Adder cells using Carbon Nanotube Field Effect Transistors (CNFETs). The utilization of unique properties to CNFETs to build structures inaccessible to MOSFETs technology is also evoked, particularly due to geometry-dependent threshold voltages ( $$V_\mathrm{{th}} )$$ in multiple- $$V_\mathrm{{th}} $$ designs to achieve high-performance circuits. In order to evaluate the proposed designs, computer simulations are carried out using 32 nm-CMOS and 32 nm-CNFET technologies. Comprehensive experiments are performed to evaluate the performance of the proposed designs using different low voltage power supplies, load capacitors, frequencies, and temperatures. Simulation results demonstrate the superiority of the proposed designs in terms of delay and power-delay product compared to the other classical and state-of-the-art CMOS and CNFET-based Full Adder cells. Moreover, in order to evaluate the robustness of the proposed symmetric cell against the variations and mismatches of both diameter of the CNTs and capacitance of input capacitors, Monte Carlo transient analysis has been carried out. Simulation results confirm that the proposed cell is robust against the mentioned fluctuations.
Starting Page	739
Ending Page	759
Page Count	21
File Format	PDF
ISSN	0278081X
Journal	Circuits, Systems, and Signal Processing
Volume Number	34
Issue Number	3
e-ISSN	15315878
Language	English
Publisher	Springer US
Publisher Date	2014-09-27
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Carbon nanotube field effect transistor (CNFET) High-performance Multi-threshold Nanoelectronics Symmetric full adder Circuits and Systems Electrical Engineering Signal, Image and Speech Processing Electronics and Microelectronics, Instrumentation
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Signal Processing

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits

O.Hashemipour,(2010) “ High Speed CapacitorInverter Based Carbon Nanotube Full Adder

Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology

Design and Evaluation of CNFET-Based Quaternary Circuits

High-Performance Mixed-Mode Universal Min-Max Circuits for Nanotechnology

A Novel Design Approach for Ternary Compressor Cells Based on CNTFETs

HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFECT TRANSISTOR

A Novel CNTFET-based Ternary Full Adder

Dynamic Threshold Sleep Transistor Technique for High Speed and Low Leakage in CMOS Circuits

A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology

Similar Documents

CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits

O.Hashemipour,(2010) “ High Speed CapacitorInverter Based Carbon Nanotube Full Adder

Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology

Design and Evaluation of CNFET-Based Quaternary Circuits

High-Performance Mixed-Mode Universal Min-Max Circuits for Nanotechnology

A Novel Design Approach for Ternary Compressor Cells Based on CNTFETs

HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFECT TRANSISTOR

A Novel CNTFET-based Ternary Full Adder

Dynamic Threshold Sleep Transistor Technique for High Speed and Low Leakage in CMOS Circuits

A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology