NDLI: A Correctness Condition for High-Performance Multiprocessors

Content Provider	Society for Industrial and Applied Mathematics (SIAM)
Author	Friedman, Roy Attiya, Hagit
Copyright Year	1998
Abstract	Hybrid consistency, a consistency condition for shared memory multiprocessors, attempts to capture the guarantees provided by contemporary high-performance architectures. It combines the expressiveness of strong consistency conditions (e.g., sequential consistency, linearizability) and the efficiency of weak consistency conditions (e.g., pipelined RAM, causal memory). Memory access operations are classified as either strong or weak. A global ordering of strong operations at different processes is guaranteed, but there is very little guarantee on the ordering of weak operations at different processes, except for what is implied by their interleaving with the strong operations. A formal and precise definition of this condition is given and an algorithm for providing hybrid consistency on distributed memory machines is presented. The response time of the algorithm is proved to be within a constant multiplicative factor of the (theoretical) optimal time bounds.
Starting Page	1637
Ending Page	1670
Page Count	34
File Format	PDF
ISSN	00975397
DOI	10.1137/S0097539795289215
e-ISSN	10957111
Journal	SIAM Journal on Computing (SMJCAT)
Issue Number	6
Volume Number	27
Language	English
Publisher	Society for Industrial and Applied Mathematics
Publisher Date	2006-07-28
Access Restriction	Subscribed
Subject Keyword	sequential consistency Specification and verification Modes of computation Research exposition distributed shared memory consistency conditions weak consistency Abstract data types; algebraic specification Data structures Mathematical problems of computer architecture hybrid consistency
Content Type	Text
Resource Type	Article
Subject	Mathematics Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Shared Memory Consistency Conditions for Nonsequential Execution: Definitions and Programming Strategies

Testing Shared Memories

A correctness condition for high-performance multiprocessors (extended abstract) (1992).

Consistency conditions for distributed shared memories (1994).

A Specification and Verification Framework for Developing Weak Shared Memory Consistency Protocols

Consistent Shared Data Types: Beyond Memory

Consistent Shared Data Types: Beyond Memory

CheckFence: checking consistency of concurrent data types on relaxed memory models

First-Order Specifications of Programmable Data Types

A Correctness Condition for High-Performance Multiprocessors

Similar Documents

Shared Memory Consistency Conditions for Nonsequential Execution: Definitions and Programming Strategies

Testing Shared Memories

A correctness condition for high-performance multiprocessors (extended abstract) (1992).

Consistency conditions for distributed shared memories (1994).

A Specification and Verification Framework for Developing Weak Shared Memory Consistency Protocols

Consistent Shared Data Types: Beyond Memory

Consistent Shared Data Types: Beyond Memory

CheckFence: checking consistency of concurrent data types on relaxed memory models

First-Order Specifications of Programmable Data Types

A Correctness Condition for High-Performance Multiprocessors