NDLI: Brief Announcement : Transactions and Privatization in Delaunay Triangulation

Please wait, while we are loading the content...

Brief Announcement : Transactions and Privatization in Delaunay Triangulation

Content Provider	Semantic Scholar
Author	Scott, Michael L. Spear, Michael F. Dalessandro, Luke Marathe, Virendra J.
Copyright Year	2007
Abstract	With the rise of multicore processors, much recent attention has focused on transactional memory (TM). Unfortunately, the field has yet to develop standard benchmarks to capture application characteristics or to facilitate system comparisons. This note describes one candidate benchmark: an implementation of Delaunay triangulation [4]. Source for this benchmark is packaged with Version 3 of the Rochester Software Transactional Memory (RSTM) open-source C++ library [1,9]. It employs one of the fastest known sequential algorithms to triangulate geometrically partitioned regions in parallel; it then employs alternating, barrier-separated phases of transactional and partitioned (“privatized”) work to stitch those regions together. Experiments on multiprocessor and multicore machines confirm good speedup and excellent single-thread performance. They also highlight the cost of extra indirection in the implementation of transactional data: since execution time is dominated by privatized phases, performance is largely insensitive to the overhead of transactions per se, but highly sensitive to any costs imposed on privatized data. Experience with the applicationwriting process provides strong anecdotal evidence that TM will eventually require language and compiler support.
File Format	PDF HTM / HTML
Alternate Webpage(s)	http://www.researchgate.net/profile/Michael_Scott6/publication/221343482_Transactions_and_privatization_in_Delaunay_triangulation/links/02bfe514327924200c000000.pdf
Alternate Webpage(s)	http://ftp.cs.rochester.edu/u/scott/papers/2007_PODC_mesh_BA.pdf
Alternate Webpage(s)	http://cs.rochester.edu/u/scott/papers/2007_PODC_mesh_BA.pdf
Alternate Webpage(s)	http://www.cs.rochester.edu/~vmarathe/research/papers/2007_PODC_Delaunay_BA.pdf
Alternate Webpage(s)	http://www.cs.rochester.edu/u/scott/papers/2007_PODC_mesh_BA.pdf
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in