NDLI: Monte carlo simulation study of a novel parallel-hole collimator with a CdTe pixelated semiconductor SPECT system

Please wait, while we are loading the content...

Monte carlo simulation study of a novel parallel-hole collimator with a CdTe pixelated semiconductor SPECT system

Content Provider	Semantic Scholar
Author	Lee, Young-Jin Kim, Dae-Hong Rhee, Yong-Chun Kim, Hee-Joung
Copyright Year	2014
Abstract	Recently, many studies have investigated the use of a pixelated semiconductor detector to improve spatial resolution. The purpose of this study was to evaluate novel parallel-hole collimator geometric designs with a CdTe pixelated semiconductor single-photon-emission computed tomography (SPECT) system. The pixelated semiconductor detector was modeled as a PID 350 detector (Ajat Oy Ltd., Finland) with small pixels (0.35 × 0.35 mm2) by using Geant4 Application for Tomographic Emission (GATE) software. We designed a novel parallel-hole collimator consisting of two overlapping parallel-hole collimators. Each hole size was four times that of the pixelated parallel-hole collimator. The overlap ratios of these collimators were 1:1, 1:2, 2:1, 1:3, 3:1, 1:4, and 4:1. To evaluate the performance of this system, we evaluated the sensitivity and the spatial resolution. The results for our new parallel-hole collimator indicated that the evaluated sensitivity averages using overlap ratios of 1:1, 1:2, 2:1, 1:3, 3:1, 1:4, and 4:1 were 4.45, 7.56, 7.51, 12.76, 12.65, 20.01, and 19.90 times higher, respectively, than those of the pixelated parallel-hole collimator. The evaluated averages of the spatial resolution varied depending on the source-to-collimator distances. In conclusion, we successfully designed a novel parallel-hole collimator with various overlap ratios of the collimator septal heights with a CdTe pixelated semiconductor SPECT system. Based on our results, we recommend using this collimator with a CdTe pixelated semiconductor SPECT system.
Starting Page	1737
Ending Page	1744
Page Count	8
File Format	PDF HTM / HTML
DOI	10.3938/jkps.64.1737
Volume Number	64
Alternate Webpage(s)	https://page-one.springer.com/pdf/preview/10.3938/jkps.64.1737
Alternate Webpage(s)	https://doi.org/10.3938/jkps.64.1737
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in