NDLI: Work Funded by the Dod High Performance Computing Modernization Program Cewes Major Shared Resource Center through Some Performance Issues Associated with Cewes Msrc Distributed-memory Architectures

Please wait, while we are loading the content...

Work Funded by the Dod High Performance Computing Modernization Program Cewes Major Shared Resource Center through Some Performance Issues Associated with Cewes Msrc Distributed-memory Architectures

Content Provider	Semantic Scholar
Author	Bova, Steve W.
Copyright Year	1997
Abstract	Views, opinions, and/or ndings contained in this report are those of the au-thor(s) and should not be construed as an oocial Department of the Defense position, policy, or decision unless so designated by other oocial documentation. Abstract Some typical performance issues associated with sparse matrix codes which use the Message Passing Interface and distributed memory machines will be discussed. In particular, average, sustained, oating point performance will be examined as a function of problem size and number of processors for an unstructured uid mechanics solver. These issues will be examined within the context of the iterative solution of nonsymmetric, linear systems of equations, such as those that arise from nite volume approximations to convection-diiusion problems. A brief description of the parallel CGSTAB (stabilized bi-conjugate gradient) iterative method will be followed by comparisons of its performance on the IBM SP, SGI Origin 2000, and Cray T3E at the Corps of Engineers Waterways Experiment Station Major Shared Resource Center (CEWES MSRC). In general, these machines have chips that are rated at several hundred MMops, but actual performance obtained in practice is much less. Sustained performance is a strong function of cache and communication performance. The aim of this report is not to determine which machine is \better" for certain classes of problems, but rather to illustrate performance trade-oos that users can expect to address in most problems run on these machines.
File Format	PDF HTM / HTML
Alternate Webpage(s)	http://www.erc.msstate.edu/~swb/Publications/pi_cewes.ps.gz
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in