NDLI: Exploiting Task-Order Information: in Compilers for Shared-Memory Parallel Programs

Please wait, while we are loading the content...

Exploiting Task-Order Information: in Compilers for Shared-Memory Parallel Programs

Content Provider	Semantic Scholar
Author	Angerer, Christoph
Copyright Year	2012
Abstract	Over the last years, researchers and engineers have developed numerous abstractions and programming models that make developing parallel programs easier, safer, and more efficient. Despite the advances made in parallel programming, however, the corresponding compilers still remain largely ignorant of the parallelism exhibited by the program execution. In particular, current compilers do not have any knowledge about what tasks are scheduled with what ordering---even though many higher-level parallel programming models contain a wealth of task-order information that can be exploited by the compiler. This thesis presents a schedule analysis that can extract task-ordering information from real-world programs. By analyzing potential orderings between tasks, the compiler can decide whether accesses to shared memory by different tasks may interfere and use this information to guide its optimization efforts. The schedule analysis can be combined with standard program analyses such as points-to and escape analysis to improve the precision of known optimizations as well as enable new optimizations.
File Format	PDF HTM / HTML
DOI	10.3929/ethz-a-006831414
Alternate Webpage(s)	https://www.research-collection.ethz.ch/bitstream/handle/20.500.11850/44737/eth-5061-02.pdf?isAllowed=y&sequence=2
Alternate Webpage(s)	http://www.lst.ethz.ch/research/publications/DISS_ETH_20022/DISS_ETH_20022.pdf
Alternate Webpage(s)	https://www.research-collection.ethz.ch/bitstream/handle/20.500.11850/44737/eth-5061-01.pdf?isAllowed=y&sequence=1
Alternate Webpage(s)	http://www.lst.inf.ethz.ch/research/publications/DISS_ETH_20022/DISS_ETH_20022.pdf
Alternate Webpage(s)	https://doi.org/10.3929/ethz-a-006831414
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in