NDLI: Local register allocation spanning basic blocks

Please wait, while we are loading the content...

Local register allocation spanning basic blocks

Content Provider	Semantic Scholar
Author	Thompson, Lynn A.
Copyright Year	1996
Abstract	.................................................................................................................. ix CHAPTER 1 REGISTER ALLOCATION ...................................................................... 1 DISCUSSION OF PROBLEM ................................................................................................. 1 TERMINOLOGY.................................................................................................................. 1 STRUCTURE OF THESIS ..................................................................................................... 4 CHAPTER 2 RELATED WORK.................................................................................... 5 INTRODUCTION ................................................................................................................. 5 OVERVIEW OF GRAPH THEORY .......................................................................................... 6 GRAPH COLORING ALGORITHM.......................................................................................... 9 OVERVIEW OF INTERVAL & CIRCULAR-ARC GRAPHS ......................................................... 11 CYCLIC PERIOD GRAPH COLORING ALGORITHM................................................................ 14 HIERARCHICAL PERIOD GRAPH ALGORITHM ..................................................................... 16 LIVE RANGE SPLITTING ................................................................................................... 17 LIVE RANGE SPLITTING ALGORITHM ................................................................................. 18 MULTIPLE REGISTER OPERANDS ..................................................................................... 19 FLOW GRAPH TECHNIQUES ............................................................................................. 22 CHAPTER 3 COMPILER FRAMEWORK................................................................... 25 DATA FLOW ANALYSIS .................................................................................................... 25 SPANNING TREES IN DIRECTED GRAPHS .......................................................................... 27 CONTROL FLOW CONSTRUCTS ........................................................................................ 28 LIVE VARIABLE ANALYSIS ................................................................................................ 29 REGISTER ASSIGNMENT .................................................................................................. 32 CHAPTER 4 LOCAL REGISTER ALLOCATION....................................................... 34 BACKWARD PASS ALGORITHM ......................................................................................... 34 FORWARD PASS ALGORITHM ........................................................................................... 36 CONCLUSION .................................................................................................................. 39 CHAPTER 5 REGISTER ALLOCATION ACROSS BASIC BLOCKS ........................ 41 SUPERTRACE FORMATION ............................................................................................... 41 SUPERTRACE LOCAL VARIABLES...................................................................................... 43 FORWARD PASS SUPERTRACE ALGORITHM ...................................................................... 43 OPTIMALITY CRITERIA ..................................................................................................... 50 VARIABLE RENAMING IN MODIFIED SUPERTRACE ALGORITHM............................................ 51 MODIFIED SUPERTRACE ALGORITHM................................................................................ 56 CONCLUSION .................................................................................................................. 61
File Format	PDF HTM / HTML
Alternate Webpage(s)	https://digitalcommons.ohsu.edu/cgi/viewcontent.cgi?article=4412&context=etd
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in