NDLI: Fast Capacitance Extraction of Actual 3-D VLSI Interconnects Using Quasi-Multiple Medium Accelerated BEM

Please wait, while we are loading the content...

Fast Capacitance Extraction of Actual 3-D VLSI Interconnects Using Quasi-Multiple Medium Accelerated BEM

Content Provider	Semantic Scholar
Author	Yu, Wenjian Wang, Zeyi Gu, Jiangchun
Copyright Year	2001
Abstract	In this paper, a quasi-multiple medium (QMM) method based on the direct boundary element method (BEM) is presented to extract the capacitance of three-dimensional (3-D) very large scale integration interconnects with multiple dielectrics. QMM decomposes each dielectric layer into a few fictitious medium blocks, and generates an overall coefficient matrix with high sparsity. With the storage technique of a sparse blocked matrix and iterative equation solver generalized minimal residual, the QMM can greatly reduce the CPU time and memory usage of large-scale direct BEM computation. Numerical examples of 3-D multilayered and multiconductor structures cut from actual layout show the efficiency of the QMM method for capacitance extraction. We also compared the QMM accelerated BEM with geometry independent measured equation of invariance (GIMEI) and Zhu’s overlapping domain decomposition method (ODDM). The results show that the CPU time consumed by the above-mentioned methods is on the same order, and the QMM method is superior to the others for fairly large and complex structures. While in memory usage, the QMM accelerated BEM is superior to GIMEI, but inferior to ODDM.
File Format	PDF HTM / HTML
Alternate Webpage(s)	https://www.researchgate.net/profile/Wenjian_Yu/publication/3130035_Fast_capacitance_extraction_of_actual_3-D_VLSI_interconnects_using_quasi-multiple_medium_accelerated_BEM/links/0fcfd50db9ba93ba29000000.pdf
Alternate Webpage(s)	http://learn.tsinghua.edu.cn/homepage/2003990088/papers/tmtt03.pdf
Language	English
Access Restriction	Open
Subject Keyword	Boundary element method CPU (central processing unit of computer system) Central processing unit Coefficient Computation Domain decomposition methods Electric Capacitance Electrical connection Horner's method Integrated circuit Iterative method Multiple Personality Disorder Solver Sparse matrix Very-large-scale integration
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in