NDLI: Slew Rate Controlledtransistor Driver Cross-reference to Related Applications

Please wait, while we are loading the content...

Slew Rate Controlledtransistor Driver Cross-reference to Related Applications

Content Provider	Semantic Scholar
Copyright Year	2017
Abstract	(54) SLEW RATE CONTROLLEDTRANSISTOR (52) U.S. Cl. DRIVER CPC .............. H05B33/0809 (2013.01); H03K 3/01 (2013.01) (71) Applicant: Texas Instruments Incorporated, USPC ........................................... 315/291; 327/109 Dallas, TX (US) (57) ABSTRACT (72) Inventors: Sumeet Prakash Kulkarni, Westminster, CO (US); Yan Yin, A gate driver circuit providing a slew-rate controlled gate Longmont, CO (US) control signal while minimizing the stretching of the gate control signal relative to the input control pulse. Control logic (73) Assignee: Texas Instruments Incorporated, effects two threshold voltage levels. When the gate control Dallas, TX (US) signal is between the two threshold voltage levels, the slew rate of the gate control signal is controlled Such that the gate (21) Appl. No.: 14/092,689 of the transistor being driven is driven softly. When the gate control signal is less than the first threshold voltage level or (22) Filed: Nov. 27, 2013 greater than the second threshold Voltage level, the gate of the transistor being driven is driven hard. In one embodiment, the Related U.S. Application Data first and second threshold voltage levels are set such that the (60) Provisional application No. 61/832,626, filed on Jun. on/off threshold of the transistor being driven is between the 7, 2013. two threshold voltage levels. Thus the slew rate of the gate control signal is controlled Such that the gate of the transistor Publication Classification being driven is driven softly when the transistor being driven is transitioning from off to on, or from on to off, thereby (51) Int. Cl. minimizing harmonics. At all other times, the gate control H05B33/08 (2006.01) signal rises and falls rapidly so as to minimize the stretching HO3K 3/0 (2006.01) of the gate control signal relative to the input control pulse.
File Format	PDF HTM / HTML
Alternate Webpage(s)	https://patentimages.storage.googleapis.com/9d/84/1c/78e98669547e07/US20140361706A1.pdf
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in