Throughput Optimization for High-Level Synthesis Using Resource Constraints

Content Provider	Semantic Scholar
Author	Li, Peng Cong, Jason
Copyright Year	2014
Abstract	Programming productivity of FPGA devices remains a significant challenge, despite the emergence of robust high level synthesis tools to automatically transform codes written in high-level languages into RTL implementations. Focusing on a class of programs with regular loop bounds and array accesses, the polyhedral compilation framework provides a convenient environment to automate many of the manual program transformation tasks that are still needed to improve the QoR of the HLS tool. In this work, we demonstrate that traditional affine loop transformations are not always enough to achieve the best throughput, determined by the Initiation Interval (II) for loop pipelining, and other transformations such as Index-Set Splitting (ISS) can lead to better performance. We develop a customized affine+ISS optimization algorithm that aims at reducing the II of pipelined inner loops to reduce the program latency. We report experimental results on numerous affine computations, showing significant latency and energy improvements.
File Format	PDF HTM / HTML
Alternate Webpage(s)	http://impact.gforge.inria.fr/impact2014/papers/impact2014-li-slides.pdf
Alternate Webpage(s)	http://web.cs.ucla.edu/~pouchet/doc/li.14.impact-presentation.pdf
Alternate Webpage(s)	http://web.cs.ucla.edu/~pouchet/doc/li.14.impact-paper.pdf
Alternate Webpage(s)	http://ceca.pku.edu.cn/media/lw/86ce8dcf10efdfb63b36d11a5d6982d0.pdf
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article