Loading...
Please wait, while we are loading the content...
Similar Documents
Synthesis for Mixed Cmos/ptl Logic: Preliminary Results
| Content Provider | Semantic Scholar |
|---|---|
| Author | Ciesielski, Yang Maciej |
| Copyright Year | 1999 |
| Abstract | In this paper the preliminary results of logic synthesis targeting mixed CMOS/PTL circuits are presented. Our synthesis method is based on a newly developed BDD-based logic decomposition technique [1]. The initial experimental results show a significant reduction in area for the synthesized CMOS/PTL circuits. |
| File Format | PDF HTM / HTML |
| Alternate Webpage(s) | http://www.researchgate.net/profile/Maciej_Ciesielski/publication/234787718_Synthesis_for_mixed_CMOSPTL_logic_(poster_paper)/links/00b495190f15f8dc46000000.pdf |
| Alternate Webpage(s) | http://www.ecs.umass.edu/ece/labs/vlsicad/papers/iwls99_2.ps |
| Alternate Webpage(s) | http://www-unix.ecs.umass.edu/~cyang/iwls992.ps.gz |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |