Loading...
Please wait, while we are loading the content...
Similar Documents
Td-ams Processing for Vlsi Implementation of Ldpc Decoder
| Content Provider | Semantic Scholar |
|---|---|
| Author | Harish, Maramreddy Koppala, Neelima |
| Copyright Year | 2014 |
| Abstract | An Efficient analog to digital interface (TDC/DTC) is presented. In particular, we explore time-based techniques for data conversion, which can potentially achieve significant reductions in power consumption while keeping silicon chip area will be very small. On the basis of a generic mixed-signal system the scaling difficulties of analog and mixed-signal circuits based on a signal representation in the voltage domain are discussed for nanometer CMOS technologies. Easy to control and seamlessly embedded, were also low latency occur. Mainly applicant for LDPC implementation which is used for error correcting and image processing will be done. In gate level verilog hardware description language used for coding digital circuits using tool Xilinx ISE 10.1i and target family Spartan 3E,Device XC3S500, speed -5,package:FG320.The synthesized for the proposed digital circuits. Keywords—low density parity-check (LDPC), time-to-digital converter (TDC), Binary-search time-to digital converter (BS-TDC), low power ----------------------------------------------------------------------***-------------------------------------------------------------------- |
| File Format | PDF HTM / HTML |
| Alternate Webpage(s) | http://esatjournals.net/ijret/2014v03/i05/IJRET20140305063.pdf |
| Language | English |
| Access Restriction | Open |
| Subject Keyword | Analog Analog-to-digital converter Binary search algorithm Bit error rate CMOS Computation (action) Converter Device Component Decoder Device Component Digital electronics Efficiency Electronic circuit Embedded system Embedding Error detection and correction Hardware description language Image processing Image scaling Interface Device Component Low-density parity-check code Mixed-signal integrated circuit Silicon Spartan Test scaling Time-to-digital converter Verilog Very-large-scale integration Xilinx ISE error correction voltage |
| Content Type | Text |
| Resource Type | Article |
