Loading...
Please wait, while we are loading the content...
Similar Documents
Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
| Content Provider | Semantic Scholar |
|---|---|
| Author | Luan, Suzhen Liu, Hongxia Jia, Renxu |
| Copyright Year | 2009 |
| Abstract | Dual-material gate MOSFET with dielectric pockets (DMGDP MOSFET) is proposed to eliminate the potential weakness of the DP MOSFET for CMOS scaling toward the 32 nm gate length and beyond. The short-channel effects (SCE) can be effectively suppressed by the insulator near the source/drain regions. And the suppression capability can be even better than the DP MOSFET due to the drain bias absorbed by the screen gate. The speed performance and electronic characteristics of the DMGDP MOSFET are comprehensively studied. Compared to the experimental data from Jurczak et al., the DMGDP PMOSFET exhibits good subthreshold characteristics and the on-state current is almost the twice that of the DP PMOSFET. The intrinsic delay of the NMOS reaches 21% greater than the DP MOSFET for 32 nm node. The higher fT of 390 GHz is achieved, which is a 32% enhancement in comparison with the DP MOSFET when the gate length is 50 nm. Finally, the design guideline and the optimal regions of the DMGDP MOSFET are discussed. |
| Starting Page | 2400 |
| Ending Page | 2405 |
| Page Count | 6 |
| File Format | PDF HTM / HTML |
| DOI | 10.1007/s11431-008-0185-7 |
| Volume Number | 52 |
| Alternate Webpage(s) | https://www.xidian.edu.cn/hyjsktz/docs/20110318150329822941.pdf |
| Alternate Webpage(s) | https://doi.org/10.1007/s11431-008-0185-7 |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |
