Design and implementation of a hybrid high speed area efficient parallel prefix adder in an fpga.

Article

An efficient model for design of 64-bit high speed parallel prefix vlsi adder.

Article

Design of high speed based on parallel prefix adders using in fpga.

Article

An efficient model for design of 64-bit High Speed Parallel Prefix VLSI adder

Article

A new approach to implement parallel prefix adders in an.

Article

Implementation of delay reduction and area minimization in 128 and 144 bit parallel prefix adders using fpgas.

Article

FPGA implementation of hybrid Han-Carlson adder

Article

A novel power delay optimized 32-bit parallel prefix adder for high speed computing.

Design of 128- bit Kogge-Stone Low Power Parallel Prefix VLSI Adder for High Speed Arithmetic Circuits

Article