NDLI: Multiprogramming and the Next Generation of Microprocessors

Please wait, while we are loading the content...

Multiprogramming and the Next Generation of Microprocessors

Content Provider	Semantic Scholar
Author	Payne, Christopher
Copyright Year	2008
Abstract	The next generation of multiprocessors in PC's is currently being designed. The new design will be a departure from previous designs which relied for product upgrades and improvements on being able to increase, with each new generation of processor, the number of switches and gates which could be added to a silicon chip. The problems of heat caused by increasing the electrical activity within circuits of diminishing size has now placed a limit on further miniaturization. So so-called multicore microprocessors will replace single complicated processors with multiple processors which are each conceptually simpler. These multiple processors are intended to run simultaneously and asynchronously and thereby increase computing power while, at the same time, reducing hardware complexity and thus controlling the problem of destructive heat. However, this simultaneity presents enormous problems for the programmer of such devices. The traditional von Neumann Architecture for computer processor design is essentially linear and sequential and so conventional programming techniques have been developed for it. Thus most modern programming languages are not suited to non-sequential applications. Thus the programming of the multicore machine will require new programming methods and solutions to exploit its non-sequential mode of operation. At present these do not exist and a major research effort is currently underway to solve the software problems of asynchronous computing. This paper describes the conventional approaches to multiprocessor computing and outlines the problems and opportunities of a new paradigm for programming a multiprocessing microprocessor working non-sequentially.
File Format	PDF HTM / HTML
Alternate Webpage(s)	http://gau.edu.tr/PDF-Files/JASA_03_06_PDF/JASA_003_06_01_Payne.pdf
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in