FPGA Based Hardware Implementation of AES Rijndael Algorithm for Encryption and Decryption

Content Provider	Semantic Scholar
Author	Srinivas, N. S. Sai
Copyright Year	2016
Abstract	AES algorithm or Rijndael algorithm is a network security algorithm which is most commonly used in all types of wired and wireless digital communication networks for secure transmission of data between two end users, especially over a public network. This paper presents the hardware implementation of AES Rijndael Encryption and Decryption Algorithm by using Xilinx Virtex-7 FPGA. The hardware design approach is entirely based on pre-calculated look-up tables (LUTs) which results in less complex architecture, thereby providing high throughput and low latency. There are basically three different formats in AES. They are AES-128, AES-192 and AES-256. The encryption and decryption blocks of all the three formats are efficiently designed by using Verilog-HDL and are synthesized on Virtex-7 XC7VX690T chip (Target Device) with the help of Xilinx ISE Design Suite-14.7 Tool. The synthesis tool was set to optimize speed, area and power. The power analysis is made by using Xilinx XPower Analyzer. Pre-calculated LUTs are used for the implementation of algorithmic functions, namely S-Box and Inverse S-Box transformations and also for GF (28) i.e. Galois Field Multiplications involved in Mix-Columns and Inverse Mix-Columns transformations. The proposed architecture is found to be having good efficiency in terms of latency, throughput, speed/delay, area and power. Keywords— Cryptography, Advanced Encryption Standard (AES), Encryption, Decryption, Rijndael, Hardware Description Language (HDL), Field Programmable Gate Array (FPGA)
File Format	PDF HTM / HTML
Alternate Webpage(s)	http://kresttechnology.com/krest-academic-projects/krest-major-projects/ECE/BTech%20VLSI%20Major%202016-17/B.Tech%202016%20base%20papers/9.pdf
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article