Loading...
Please wait, while we are loading the content...
Similar Documents
Design and Simulation of a 4 GHz Folded-Cascode CMOS LC Quadrature VCO for RF Image-Reject Transceivers
| Content Provider | Semantic Scholar |
|---|---|
| Author | Hasan, S. M. Rezaul |
| Copyright Year | 2003 |
| Abstract | This paper describes a novel low phase-noise CMOS folded-cascode QVCO (quadrature voltage controlled oscillator) design using the TSMC 0.18μm 5M1P CMOS process technology. The startup behavior of the proposed QVCO indicate that, the QVCO is free of bi-modal oscillation ( frequency ambiguity). The VCO operated at 4GHz with a tuning range of 3.7 to 4.2 GHz. The QVCO consumed around 4mA from a 1.8V supply. Phase noise simulations indicate a phase noise of –160dBc/Hz at an offset of 600KHz form the carrier (@4GHz) which is favorable compared to recent QVCO designs. Key-words: Quadrature VCO, phase noise, CMOS, folded cascode, negative resistance. |
| File Format | PDF HTM / HTML |
| Alternate Webpage(s) | http://www.wseas.us/e-library/conferences/athens2003/papers/465-172.pdf |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |
