NDLI: Effects of Oxidation Ambient and Low Temperature Post Oxidation Anneal on the Silicon/Oxide Interface Structure and the Electrical Properties of the Thin Gate Oxide

Please wait, while we are loading the content...

Effects of Oxidation Ambient and Low Temperature Post Oxidation Anneal on the Silicon/Oxide Interface Structure and the Electrical Properties of the Thin Gate Oxide

Content Provider	Scilit
Author	Cho, Won-Ju Kim, Yeong-Cheol Kim, Eung-Soo Kim, Hong-Seok
Copyright Year	1999
Description	Journal: Japanese Journal of Applied Physics Electrical properties of ultra thin gate oxide in thickness of 4 to 10 nm have been evaluated, manufactured either by wet or dry oxidation process. The relationship between silicon/oxide interfacial structure and the electrical properties was analyzed. In addition, the effect of post oxidation annealing (POA) temperature on improvement of the electrical characteristics of the gate oxide has been evaluated when the temperature was lower than 950°C, the conventional POA temperature. The leakage current of the ultra thin gate oxide was found to increase as the thickness decreased. The accelerated degradation of breakdown characteristics was observed as the thickness decreased below 7 nm. The physical properties of the silicon/oxide interface were found to depend on oxidation ambient and POA temperature. The wet oxidation process resulted in a smoother surface than the dry oxidation process did. The POA treatment further decreased the micro-roughness of the silicon/oxide interface. The electrical properties of the gate oxide were found to be closely related to the micro-roughness of the silicon/oxide interface. Good electrical properties were obtained for the gate oxide manufactured by the wet oxidation process followed by the POA treatment at 850°C.
Related Links	http://iopscience.iop.org/article/10.1143/JJAP.38.12/pdf
ISSN	00214922
e-ISSN	13474065
DOI	10.1143/jjap.38.12
Journal	Japanese Journal of Applied Physics
Issue Number	1R
Volume Number	38
Language	English
Publisher	IOP Publishing
Publisher Date	1999-01-01
Access Restriction	Open
Subject Keyword	Journal: Japanese Journal of Applied Physics Silicon/oxide Interface Electrical Properties Oxidation Ambient
Content Type	Text
Resource Type	Article
Subject	Physics and Astronomy Engineering

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in