Loading...
Please wait, while we are loading the content...
Similar Documents
An effective fault ordering heuristic for SAT-based dynamic test compaction techniques
| Content Provider | Scilit |
|---|---|
| Author | Eggersglüß, Stephan Drechsler, Rolf |
| Copyright Year | 2014 |
| Abstract | Each chip is subjected to a post-production test after fabrication. A set of test patterns is applied to filter out defective devices. The size of this test set is an important issue. Generally, large test sets increase the test costs. Therefore, test compaction techniques are applied to obtain a compact test set. The effectiveness of these technique is significantly influenced by fault ordering. This paper describes how information about hard-to-detect faults can be extracted from an untestable identification phase and be used to develop a fault ordering technique which is able to reduce the pattern counts of highly compacted test sets generated by a SAT-based dynamic test compaction approach. |
| Related Links | http://www.degruyter.com/dg/viewarticle.fullcontentlink:pdfeventlink/$002fj$002fitit.2014.56.issue-4$002fitit-2013-1041$002fitit-2013-1041.pdf?t:ac=j$002fitit.2014.56.issue-4$002fitit-2013-1041$002fitit-2013-1041.xml |
| Ending Page | 164 |
| Page Count | 8 |
| Starting Page | 157 |
| ISSN | 16112776 |
| e-ISSN | 21967032 |
| DOI | 10.1515/itit-2013-1041 |
| Journal | it - Information Technology |
| Issue Number | 4 |
| Volume Number | 56 |
| Language | English |
| Publisher | Walter de Gruyter GmbH |
| Publisher Date | 2014-08-28 |
| Access Restriction | Open |
| Subject Keyword | It - Information Technology Instrumentation Acm Ccs→hardware→hardware Test→test-pattern Generation and Fault Simulation Test Fault Ordering Compaction Heuristic Circuit Journal: it - Information Technology, Issue- 5 |
| Content Type | Text |
| Resource Type | Article |
| Subject | Computer Science |
