Loading...
Please wait, while we are loading the content...
HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision
| Content Provider | Paperity |
|---|---|
| Author | Crúz, Adrián Pedroza De La Cisneros, Susana Ortega Díaz, Miguel Ángel Carrazco Panduro, Juan José Raygoza Domínguez, Jorge Rivera Ibarra, Federico Sandoval |
| Abstract | This paper presents an image processing application focused on robotic computer vision. The co-design is divided into three main parts: a hardware accelerator, a PCIe® based framework for HW/SW link, and application software. The implemented accelerator performs preprocessing for facial recognition in order to reduce the workload in the main system processor. The hardware layer is implemented in Altera FPGAs, while the project software layer provides a device driver for Linux to link the user application with the coprocessor. The user application controls the data transfer between the operating system and the device driver. The platform allows rapid prototyping of accelerators, taking advantage of the duality of a programmable hardware and a general purpose processor connected through a PCIe® link. The proposed architecture enables co-design of various image processing algorithms. In this case, the results of the design of an accelerator that performs histogram equalization for contrast correction of color images are presented.Keywords : Accelerator for computer vision; design automation; field-programmable gate array (FPGA); hardware accelerator; hardware design; high performance computing; Linux driver; PCIe framework, Verilog. |
| Starting Page | 513 |
| Ending Page | 527 |
| File Format | HTM / HTML |
| ISSN | 14055546 |
| Issue Number | 3 |
| Journal | Computación y Sistemas |
| Volume Number | 19 |
| Language | English |
| Publisher Date | 2015-01-09 |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |
| Subject | Computer Science |
