NDLI: Space vector PWM algorithm for a three-level asymmetrical six-phase motor drive

Content Provider	IET Digital Library
Author	Ariff, Engku Ahmad Rafiqi Bin Engku Dordevic, Obrad Jones, Martin
Abstract	A space-vector pulse-width modulation (SVPWM) algorithm for a three-level asymmetrical six-phase drive based on vector-space decomposition approach is presented in this study. A modification in zero-plane of the transformation matrix is proposed in order to meet the requirement that the realisation of sinusoidal output phase voltages can be obtained through the chosen output leg voltage space vectors. Furthermore, a method of choosing the switching sequences based on all possible one-level transitions of the leg voltages, i.e. a permutation method, is introduced. The algorithm is then validated experimentally and obtained results show that the developed method successfully achieves the desired fundamental phase voltage, though low-order harmonics are present due to uncompensated inverter dead time. Finally, the performance of the proposed SVPWM algorithm is compared with several carrier-based PWM algorithms including in-phase disposition with ‘double min–max injection’. This is a little-known type of injection, which is verified to obtain identical performance as the presented multilevel algorithm.
Starting Page	1773
Ending Page	1782
Page Count	10
ISSN	17518660
Volume Number	13
e-ISSN	17518679
Issue Number	Issue 11, Nov (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-epa/13/11
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-epa.2019.0059
Journal	IET Electric Power Applications
Publisher Date	2019-05-29
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Carrier-based PWM Algorithm Chosen Output Leg Voltage Space Vector Control of Electric Power System Desired Fundamental Phase Voltage Developed Method Drive In-phase Disposition Invertors Leg Voltage Low-order Harmonics Motor Drive One-level Transitions Permutation Method Power Converter Power Supplies to Apparatus Presented Multilevel Algorithm PWM Invertors PWM Power Converter Sinusoidal Output Phase Voltage Six-phase Drive Six-phase Motor Drive Space Vector PWM Algorithm Space-vector Pulse-width Modulation Algorithm SVPWM Algorithm Transformation Matrix Vector-Space Decomposition Approach Zero-plane
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Carrier-based pulse-width modulation techniques for asymmetrical six-phase open-end winding drives

Simplified circuit and modulation scheme for five-phase three-level voltage source inverter

Space vector PWM technique for a two-level asymmetrical six-phase drive

CMV reduction in a three-to-seven phase direct matrix converter using SVPWM

CBPWM and SVPWM equivalent relationship on single-phase NPC N -level inverters with arbitrary sequence

Hybrid periodic carrier frequency modulation technique based on modified SVPWM to reduce the PWM noise

Asymmetrical carrier phase-shifted pulse-width modulation for partly regenerative converter

Novel space vector PWM technology with lower common-mode voltage for dual three-phase PMSM

Common mode voltage elimination in dual-inverter-fed six-phase open-end winding PMSM drives with a single DC supply

Space vector PWM algorithm for a three-level asymmetrical six-phase motor drive

Similar Documents

Carrier-based pulse-width modulation techniques for asymmetrical six-phase open-end winding drives

Simplified circuit and modulation scheme for five-phase three-level voltage source inverter

Space vector PWM technique for a two-level asymmetrical six-phase drive

CMV reduction in a three-to-seven phase direct matrix converter using SVPWM

CBPWM and SVPWM equivalent relationship on single-phase NPC N -level inverters with arbitrary sequence

Hybrid periodic carrier frequency modulation technique based on modified SVPWM to reduce the PWM noise

Asymmetrical carrier phase-shifted pulse-width modulation for partly regenerative converter

Novel space vector PWM technology with lower common-mode voltage for dual three-phase PMSM

Common mode voltage elimination in dual-inverter-fed six-phase open-end winding PMSM drives with a single DC supply

Space vector PWM algorithm for a three-level asymmetrical six-phase motor drive