NDLI: Fast mode decision scheme using sum of the absolute difference-based Bayesian model for the H.264/AVC video standard

Content Provider	IET Digital Library
Author	Kim, Jongho Lee, Jong Hyeok Kim, Byung Gyu Choi, Jin Soo
Abstract	H.264/AVC is the most widely used recent video coding standard. It provides a high encoding efficiency but it also has a high computational complexity. The block mode decision for motion estimation is the most time-consuming procedure. A complexity reduction method for the block mode decision procedure is proposed. To reduce the complexity, all block modes are divided into several candidate block mode groups. The sum of the absolute difference (SAD) value, including the motion cost of each mode, is used as a classification feature to divide the block modes into several groups. A refinement method using a Bayesian model based on the average SAD value is also proposed. For B-slices, a differential block mode allocation method is suggested. A different number of candidate modes are allocated for lists (list 0, list 1) based on the SAD value of each list after 16 × 16 block motion estimation. The proposed method achieves an average time-saving for the total encoding time of 65% for IPPP and 66.01% for the hierarchical-B structure.
Starting Page	530
Ending Page	539
Page Count	10
ISSN	17519675
Volume Number	8
e-ISSN	17519683
Issue Number	Issue 5, Jul (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-spr/8/5
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-spr.2013.0179
Journal	IET Signal Processing
Publisher	The Institution of Engineering and Technology
Publisher Date	2014-01-16
Access Restriction	Open
Rights License	Creative Commons Attribution-No Derivs License (http://creativecommons.org/licenses/by-nd/3.0/)
Subject Keyword	Bayes Method Bayesian Model Block Codes Block Mode Decision Procedure Block Motion Estimation Complexity Reduction Method Computational Complexity Computer Vision And Image Processing Technique Decision Theory Differential Block Mode Allocation Method Fast Mode Decision Scheme Game Theory H.264-AVC Video Coding Standard Hierarchical-B-slices Structure Image And Video Coding Image Classification IPPP Motion Estimation Refinement Method SAD Value Sum of The Absolute Difference Value Video Coding Video Signal Processing
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Variable block size motion estimation architecture with a fast bottom-up decision mode and an integrated motion compensation targeting the H.264/AVC video coding standard

A fast inter-mode decision scheme based on luminance difference for H.264/AVC

Fast Algorithm of the Inter Mode Decision for H.264/AVC

A Fast Mode Decision Scheme with Variable Block Sizes in H.264/AVC

Block Merging Motion Estimation for Fast Mode Decision in H . 264 / AVC Video Coding

Fast motion estimation mode decision algorithm for H.264/AVC video coding standard

Fast block mode decision scheme for B-picture coding in H.264/AVC

Adaptive fast block mode decision algorithm for H.264/AVC

A Fast Block Mode Decision Algorithm using a Block Correlation in H.264/AVC

Fast mode decision scheme using sum of the absolute difference-based Bayesian model for the H.264/AVC video standard

Similar Documents

Variable block size motion estimation architecture with a fast bottom-up decision mode and an integrated motion compensation targeting the H.264/AVC video coding standard

A fast inter-mode decision scheme based on luminance difference for H.264/AVC

Fast Algorithm of the Inter Mode Decision for H.264/AVC

A Fast Mode Decision Scheme with Variable Block Sizes in H.264/AVC

Block Merging Motion Estimation for Fast Mode Decision in H . 264 / AVC Video Coding

Fast motion estimation mode decision algorithm for H.264/AVC video coding standard

Fast block mode decision scheme for B-picture coding in H.264/AVC

Adaptive fast block mode decision algorithm for H.264/AVC

A Fast Block Mode Decision Algorithm using a Block Correlation in H.264/AVC

Fast mode decision scheme using sum of the absolute difference-based Bayesian model for the H.264/AVC video standard