Please wait, while we are loading the content...
Please wait, while we are loading the content...
| Content Provider | IET Digital Library |
|---|---|
| Author | Han, Bing Yang, Zengli Zheng, Yahong Rosa |
| Abstract | An efficient hardware implementation scheme is proposed for iterative multi-input–multi-output orthogonal frequency-division multiplexing receiver which includes an MMSE-IC (minimum-mean-square error interference cancellation) detector, a channel estimator, a low-density parity-check (LDPC) decoder and other supporting modules. The proposed implementation uses the QR decomposition (QRD) of the complex-valued matrices with four coordinate rotation digital computer (CORDIC) cores and a back substitution to solve the MMSE-IC equations while the existing systolic array architectures require 15–38 CORDIC cores to achieve a similar throughput. The proposed 4-CORDIC QRD architecture can be configured as a 16-matrix or a 64-matrix pipelining by using a different number of multipliers combined with one-dimensional (1D) or 2D arrays of the back substitution, respectively. The channel estimator implements a commonly-used frequency domain least squares channel estimation with the canonic-signed-digits method, thanks to the character of the Zadroff-Chu sequence used as the pilot. In the LDPC decoder, the min-sum algorithm is implemented for the quasicyclic LDPC decoding. The two schemes for the MMSE-IC detector with different throughput and resource usages have been implemented in a Field Programmable Gate Array for a complete baseband turbo receiver. Their resource usages, throughputs and latencies are compared with the classic systolic array architectures, which demonstrate that the proposed receiver architecture achieves the best tradeoff between the throughput and the resource usage. |
| Starting Page | 990 |
| Ending Page | 999 |
| Page Count | 10 |
| ISSN | 17518628 |
| Volume Number | 8 |
| e-ISSN | 17518636 |
| Issue Number | Issue 7, May (2014) |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/iet-com/8/7 |
| Alternate Webpage(s) | https://digital-library.theiet.org/content/journals/10.1049/iet-com.2013.0694 |
| Journal | IET Communications |
| Publisher Date | 2014-02-21 |
| Access Restriction | Open |
| Rights Holder | © The Institution of Engineering and Technology |
| Subject Keyword | 1D Arrays 2D Arrays 4-CORDIC QRD Architecture Baseband Turbo Receiver Canonic-signed-digit Method Channel Estimation Classic Systolic Array Architectures Code Communication Channel Equalisation And Identification Complex-valued Matrices Coordinate Rotation Digital Computer Cores CORDIC Cores Cyclic Codes Decoding Digital Arithmetic Method Electromagnetic Compatibility Field Programmable Gate Array Frequency Domain Analysis Frequency Domain Least Square Channel Estimation Hardware Implementation Scheme Interference Interference Suppression Interpolation And Function Approximation Iterative Method Iterative Multiple-input Multiple-output Orthogonal Frequency-division Multiplexing Receiver LDPC Decoder Least Mean Squares Method Logic Circuit Low-density Parity-check Decoder MIMO Communication Min-sum Algorithm Minimum Mean Square Error Interference Cancellation MMSE-IC Detector MMSE-IC Equation Numerical Analysis OFDM Modulation One-dimensional Array Parity Check Code QR Decomposition Quasicyclic LDPC Decoding Radio Frequency Interference Radio Link And Equipment Receiver Architecture Resource Usages Systolic Array Zadroff-Chu Sequence Character |
| Content Type | Text |
| Resource Type | Article |
| Subject | Electrical and Electronic Engineering Computer Science Applications |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|