NDLI: Optimising the activation cycle of Turbo Decoders using three-dimensional extrinsic information transfer charts

Content Provider	IET Digital Library
Author	Kayani, Atiqa Aziz, Khurram Khattak, Shahid
Abstract	In this study, activation cycle of turbo detection system is investigated using three-dimensional extrinsic information transfer charts. Turbo detection typically employs an iterative process of information transfer with a fixed activation schedule. In the proposed work, the activation cycle of different component decoders is adapted for each signal-to-noise ratio value using information obtained from extrinsic information transfer charts. The objective is to reach the desired reliability of estimates at a lower complexity and for that purpose an exhaustive tree search-based message passing algorithm has been adopted. The results are validated by showing that the optimum activation cycles are similar to that of fixed scheduler with matched component decoders. The resulting bit error rate curves closely approach and in some cases excel the results obtained for the fixed activation while operating at only a fraction of their complexity.
Starting Page	2706
Ending Page	2712
Page Count	7
ISSN	17518628
Volume Number	8
e-ISSN	17518636
Issue Number	Issue 15, Oct (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-com/8/15
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-com.2013.1031
Journal	IET Communications
Publisher Date	2014-08-14
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Activation Cycle Optimisation Bit Error Rate Curves Code Component Decoders Error Statistics Exhaustive Tree Search-based Message Passing Algorithm Iterative Decoding Message Passing Optimisation Optimisation Technique Signal to Noise Ratio Statistics Three-dimensional Extrinsic Information Transfer Charts Turbo Code Turbo Decoders Turbo Detection System
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Extrinsic Information Transfer Charts for Characterizing the Iterative Decoding Convergence of Fully Parallel Turbo Decoders

Analysis and Design of Binary Message Passing Decoders

Design of Fixed-Point Processing Based Turbo Codes Using Extrinsic Information Transfer Charts

Transactions papers convergence behavior of iteratively decoded parallel concatenated codes.

Extrinsic Information Aided Frame Synchronizer for Turbo Code

Transactions Papers Convergence Behavior of Iteratively Decoded Parallel Concatenated Codes

A shuffled message-passing decoding method for memory-based LDPC decoders

Cycle length distributions in graphical models for iterative decoding (2000).

Iterative decoding algorithms for turbo product codes.

Optimising the activation cycle of Turbo Decoders using three-dimensional extrinsic information transfer charts

Similar Documents

Extrinsic Information Transfer Charts for Characterizing the Iterative Decoding Convergence of Fully Parallel Turbo Decoders

Analysis and Design of Binary Message Passing Decoders

Design of Fixed-Point Processing Based Turbo Codes Using Extrinsic Information Transfer Charts

Transactions papers convergence behavior of iteratively decoded parallel concatenated codes.

Extrinsic Information Aided Frame Synchronizer for Turbo Code

Transactions Papers Convergence Behavior of Iteratively Decoded Parallel Concatenated Codes

A shuffled message-passing decoding method for memory-based LDPC decoders

Cycle length distributions in graphical models for iterative decoding (2000).

Iterative decoding algorithms for turbo product codes.

Optimising the activation cycle of Turbo Decoders using three-dimensional extrinsic information transfer charts