NDLI: Survey of hardware protection of design data for integrated circuits and intellectual properties

Content Provider	IET Digital Library
Author	Colombier, Brice Bossuet, Lilian
Abstract	This study reviews the current situation regarding design protection in the microelectronics industry. Over the past 10 years, the designers of integrated circuits (IC) and intellectual properties (IP) have faced increasing threats including counterfeiting, reverse-engineering and theft. This is now a critical issue for the microelectronics industry, mainly for fabless designers and IP designers. Coupled with increasing pressure to decrease the cost and increase the performance of ICs, the design of a secure, efficient, lightweight protection scheme for design data is a serious challenge for the hardware security community. However, several published works propose different ways to protect design data including functional locking, hardware obfuscation and IC/IP identification. This study presents a survey of academic research on the protection of design data. It concludes with the need to design an efficient protection scheme based on several properties.
Starting Page	274
Ending Page	287
Page Count	14
ISSN	17518601
Volume Number	8
e-ISSN	1751861X
Issue Number	Issue 6, Nov (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cdt/8/6
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2014.0028
Journal	IET Computers & Digital Techniques
Publisher Date	2014-10-16
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Counterfeiting Data Protection Design Data Hardware Protection Functional Locking Hardware Obfuscation Hardware Security Community IC Design IC-IP Identification Industrial Property Integrated Circuit Design Intellectual Property IP Designers Layout Lightweight Protection Scheme Microelectronics Industry Modelling And Testing Reverse-engineering Semiconductor Integrated Circuit Design Theft
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management

Fingerprinting methods for intellectual property protection using constraints in circuit partitioning

High-level Intellectual Property Obfuscation via Decoy Constants

A Practical Logic Obfuscation Technique for Hardware Security

IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores

HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection

CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations

Multilevel symmetry-constraint generation for retargeting large analog layouts

SALWARE: Salutary Hardware to design Trusted IC.

Survey of hardware protection of design data for integrated circuits and intellectual properties

Similar Documents

Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management

Fingerprinting methods for intellectual property protection using constraints in circuit partitioning

High-level Intellectual Property Obfuscation via Decoy Constants

A Practical Logic Obfuscation Technique for Hardware Security

IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores

HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection

CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations

Multilevel symmetry-constraint generation for retargeting large analog layouts

SALWARE: Salutary Hardware to design Trusted IC.

Survey of hardware protection of design data for integrated circuits and intellectual properties