NDLI: Active stabilisation design of DC–DC converters with constant power load using a sampled discrete-time model: stability analysis and experimental verification

Content Provider	IET Digital Library
Author	Ghoachani, Roghayeh Gavagsaz Saublet, Louis Marie Phattanasak, Matheepot Martin, Jean Philippe mobarakeh, Babak Nahid Pierfederici, Serge
Abstract	Instabilities of cascade converters with an LC filter in between in power electronic systems have been known, and many answers have been proposed. The load converters are tightly regulated, acting as constant power loads (CPLs). Average models are generally utilised to study the behavior of the converters. For embedded applications, the weight and the volume should be reduced. Consequently, in this case, the limitations of the average method are reached when the cut-off frequency of the LC input filter is close to the switching frequency. Then, other tools are necessary to study this type of system. To overcome this problem, a discrete-time model was developed to study the behavior of the system, taking into account the switching effect. The aim was to enlarge the power range of the stability zone for a DC system composed of a DC–DC boost converter as a source converter, which was connected to the power load via an LC input filter. For this purpose, a stabilisation expression is integrated in the command of the source converter. The stability analysis by the eigenvalues of the system is described using the proposed model. Simulation and experimental results are discussed to verify the proposed stabiliser in different cases.
Starting Page	1519
Ending Page	1528
Page Count	10
ISSN	17554535
Volume Number	11
e-ISSN	17554543
Issue Number	Issue 9, Aug (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/11/9
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2017.0670
Journal	IET Power Electronics
Publisher Date	2018-03-01
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Account The Switching Effect Active Stabilisation Design Average Method Average Model Cascade Converter Constant Power Load Control of Electric Power System Cut-off Frequency DC System DC-DC Boost Converter DC-DC Power Converter DC–DC Converter Discrete-time Model Eigen Values And Eigen Function Experimental Verification LC Input Filter Load Converter Filter Power Converter Power Electronic System Power Electronics Power Range Power Supplies to Apparatus Power Supply Source Converter Stability Analysis Stability Zone Supervisory Circuit Switching Circuit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Generalisation of an averaged model approach to estimate the period-doubling bifurcation onset in power converters

Sliding-mode control of a boost converter under constant power loading conditions

Constant time-delay control technique for switching dc–dc converters

Dynamic behaviours of constant on-time one-cycle controlled boost converter

Large signal stability analysis for DC microgrid under droop control based on mixed potential theory

Estimation of the bifurcation point of a modulated-hysteresis current-controlled DC–DC boost converter: stability analysis and experimental verification

Design and implementation of a robust switching strategy for DC–DC converters

Simple analytical approach to predict large-signal stability region of a closed-loop boost DC–DC converter

Robust sliding-mode control of dc/dc boost converter feeding a constant power load

Active stabilisation design of DC–DC converters with constant power load using a sampled discrete-time model: stability analysis and experimental verification

Similar Documents

Generalisation of an averaged model approach to estimate the period-doubling bifurcation onset in power converters

Sliding-mode control of a boost converter under constant power loading conditions

Constant time-delay control technique for switching dc–dc converters

Dynamic behaviours of constant on-time one-cycle controlled boost converter

Large signal stability analysis for DC microgrid under droop control based on mixed potential theory

Estimation of the bifurcation point of a modulated-hysteresis current-controlled DC–DC boost converter: stability analysis and experimental verification

Design and implementation of a robust switching strategy for DC–DC converters

Simple analytical approach to predict large-signal stability region of a closed-loop boost DC–DC converter

Robust sliding-mode control of dc/dc boost converter feeding a constant power load

Active stabilisation design of DC–DC converters with constant power load using a sampled discrete-time model: stability analysis and experimental verification