NDLI: Switch count reduced structure for symmetric bi-directional multilevel inverter based on switch-diode-source cells

Content Provider	IET Digital Library
Author	Hosseinpour, Majid Seifi, Ali Dejamkhooy, Abdomajid Sedaghati, Farzad
Abstract	Inverters as one of the most important elements of power systems have been profoundly developed in recent decades and their performance has attracted researches in control and structure point of view. In this study, a novel structure based on the switch-diode-source cell is proposed for a multilevel converter that is capable of bidirectional feeding. The proposed structure is presented for symmetrical mode and the number of power electronic devices is decreased in comparison with similar works. Considering recent proposed symmetrical structures, the proposed structure has the superior condition in terms of semiconductor switches and drivers count as well as switching loss. Also, total blocked voltage (TBV) of the proposed converter is compared with conventional and novel symmetrical converters. Then, switch costs of the proposed converter are compared with the structure that its TBV is the lowest. The performance of the proposed symmetrical seven-level converter is analysed and simulated in MATLAB/Simulink for both PWM and selective harmonic elimination switching methods. Not only the results are desirable, but also the experimental results of laboratory prototype validate the simulation results.
Starting Page	1675
Ending Page	1686
Page Count	12
ISSN	17554535
Volume Number	13
e-ISSN	17554543
Issue Number	Issue 8, Jun (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/13/8
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2019.1310
Journal	IET Power Electronics
Publisher Date	2020-02-26
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Conventional Converter Harmonics Harmonics Suppression Inverter Multilevel Converter Novel Symmetrical Converter Power Electronic Device Power Engineering Computing Power Supply Quality Power System PWM Invertors Selective Harmonic Elimination Switching Method Semiconductor Switches Seven-level Converter Switch Count Switch-diode-source Cell Switching Converter Switching Loss Symmetric Bi-directional Symmetrical Mode Symmetrical Structure Total Blocked Voltage
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Application of swarm optimisation-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter

Reduced switch-count structure for symmetric multilevel inverters with a novel switched-DC-source submodule

Cascaded multilevel inverter based on symmetric–asymmetric DC sources with reduced number of components

Symmetric switched diode multilevel inverter structure with minimised switch count

Single-phase hybrid multilevel inverter topology with low switching frequency modulation techniques for lower order harmonic elimination

Single dc-source-based seven-level boost inverter for electric vehicle application

Selective harmonics elimination using whale optimisation algorithm for a single-phase-modified source switched multilevel inverter

Structure of boost DC-link cascaded multilevel inverter for uninterrupted power supply applications

Modular symmetric and asymmetric reduced count switch multilevel current source inverter

Switch count reduced structure for symmetric bi-directional multilevel inverter based on switch-diode-source cells

Similar Documents

Application of swarm optimisation-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter

Reduced switch-count structure for symmetric multilevel inverters with a novel switched-DC-source submodule

Cascaded multilevel inverter based on symmetric–asymmetric DC sources with reduced number of components

Symmetric switched diode multilevel inverter structure with minimised switch count

Single-phase hybrid multilevel inverter topology with low switching frequency modulation techniques for lower order harmonic elimination

Single dc-source-based seven-level boost inverter for electric vehicle application

Selective harmonics elimination using whale optimisation algorithm for a single-phase-modified source switched multilevel inverter

Structure of boost DC-link cascaded multilevel inverter for uninterrupted power supply applications

Modular symmetric and asymmetric reduced count switch multilevel current source inverter

Switch count reduced structure for symmetric bi-directional multilevel inverter based on switch-diode-source cells