NDLI: Multilevel delay lock loop approach for wall clutter mitigation in through-the-wall radar imaging

Content Provider	IET Digital Library
Author	Zheng, Chen Xi, Xiaoli Song, Zhongguo Zhang, Kai
Abstract	Wall clutter mitigation is important in through-the-wall imaging (TWI) because the target information is often buried in the wall's reflections, especially when the target is located close to the wall. A new wall clutter mitigation method is proposed based on the multilevel delay lock loop (M-DLL) technique. The M-DLL structure uses the M-sequences’ phase information sequentially remove the direct wave, wall's primary echo and the multiple echoes, then the rest part of the signal is used to probe and estimate the position of the target. The M-DLL can obtain the precise correlation of the signal, and the rest target echo has an enhanced signal-to-noise ratio. This method is used in TWI as a new technique, and the results compared with other methods show that it has an excellent detectability and a good anti-jamming performance.
Starting Page	1986
Ending Page	1992
Page Count	7
ISSN	17518725
Volume Number	12
e-ISSN	17518733
Issue Number	Issue 12, Oct (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-map/12/12
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-map.2018.5234
Journal	IET Microwaves, Antennas & Propagation
Publisher Date	2018-06-15
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Analogue Circuit Anti-jamming Performance Code Correlation Method Delay Lock Loops M-DLL Technique M-Sequence M-Sequence Phase Information Multilevel Delay Lock Loop Approach Radar Clutter Radar Signal Processing Radar Theory Signal Correlation Signal Processing And Detection Signal to Noise Ratio Target Information Target Position Estimation Through-the-wall Radar Imaging TWI Wall Clutter Mitigation Method Wall Primary Echo Wall Reflections
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Wall clutter mitigation using a modified subspace projection method for non-parallel measurement through-the-wall radar imaging

Through-the-wall radar clutter mitigation using stepped-frequency signal

An improved SVD-based wall clutter mitigation method for through-the-wall radar imaging

Wall-clutter mitigation using cross-beamforming in through-the-wall radar imaging

A tensor-based subspace wall clutter mitigation method for through-the-wall radar imaging

Cross-correlation codeless processing of BOC modulated signals

Clutter suppression in through-the-wall radar imaging using enhanced delay-and-sum beamformer

Enhanced wall clutter mitigation for compressed through-the-wall radar imaging using joint Bayesian sparse signal recovery

An effective BSE-ST method for radar target detection in inhomogeneous clutter/interference environments

Multilevel delay lock loop approach for wall clutter mitigation in through-the-wall radar imaging

Similar Documents

Wall clutter mitigation using a modified subspace projection method for non-parallel measurement through-the-wall radar imaging

Through-the-wall radar clutter mitigation using stepped-frequency signal

An improved SVD-based wall clutter mitigation method for through-the-wall radar imaging

Wall-clutter mitigation using cross-beamforming in through-the-wall radar imaging

A tensor-based subspace wall clutter mitigation method for through-the-wall radar imaging

Cross-correlation codeless processing of BOC modulated signals

Clutter suppression in through-the-wall radar imaging using enhanced delay-and-sum beamformer

Enhanced wall clutter mitigation for compressed through-the-wall radar imaging using joint Bayesian sparse signal recovery

An effective BSE-ST method for radar target detection in inhomogeneous clutter/interference environments

Multilevel delay lock loop approach for wall clutter mitigation in through-the-wall radar imaging