NDLI: Impedance-compensated grid synchronisation for extending the stability range of weak grids with voltage source converters

Content Provider	IET Digital Library
Author	Suul, Jon Are D'arco, Salvatore Rodríguez, Pedro Molinas, Marta
Abstract	This paper demonstrates how the range of stable power transfer in weak grids with voltage source converters (VSCs) can be extended by modifying the grid synchronisation mechanism of a conventional synchronous reference frame phase locked loop (PLL). By introducing an impedance-conditioning term in the PLL, the VSC control system can be virtually synchronised to a stronger point in the grid to counteract the instability effects caused by high grid impedance. To verify the effectiveness of the proposed approach, the maximum static power transfer capability and the small-signal stability range of a system with a VSC HVDC terminal connected to a weak grid are calculated from an analytical model with different levels of impedance-conditioning in the PLL. Such calculations are presented for two different configurations of the VSC control system, showing how both the static power transfer capability and the small-signal stability range can be significantly improved. The validity of the stability assessment is verified by time-domain simulations in the Matlab/Simulink environment.
Starting Page	1315
Ending Page	1326
Page Count	12
ISSN	17518687
Volume Number	10
e-ISSN	17518695
Issue Number	Issue 6, Apr (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-gtd/10/6
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-gtd.2015.0879
Journal	IET Generation, Transmission & Distribution
Publisher	The Institution of Engineering and Technology
Publisher Date	2016-04-21
Access Restriction	Open
Rights License	Creative Commons Attribution -Non Commercial License (http://creativecommons.org/licenses/by-nc/3.0/)
Subject Keyword	D.C. Transmission Grid Synchronisation Mechanism HVDC Power Converter Impedance-compensated Grid Synchronisation Impedance-conditioning Term MATLAB/Simulink Environment Phase Locked Loop PLL Power Grid Reference Frame Phase Locked Loop Stability Assessment Static Power Transfer Capability Synchronisation Time-domain Simulation Voltage Source Converter VSC Control System VSC HVDC Terminal
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Energy Engineering and Power Technology Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and analysation of DC voltage synchronisation control for a VSC-MTDC based on virtual synchronous generator

FPGA implementation of impedance-compensated phase-locked loop for HVDC converters

Adaptive Impedance-Conditioned Phase-Locked Loop for the VSC Converter Connected to Weak Grid

PLL effect on subsynchronous torsional interaction with VSC-HVDC

Modeling of VSC Connected to Weak Grid for Stability Analysis of DC-Link Voltage Control

Examination on the parameter stability region of the VSC control system in VSC-HVDC transmission systems

Stability and control of mixed AC–DC systems with VSC-HVDC: a review

Impact of Short-Circuit Ratio and Phase-Locked-Loop Parameters on the Small-Signal Behavior of a VSC-HVDC Converter

Flicker transfer for three-phase voltage source converter in distribution network

Impedance-compensated grid synchronisation for extending the stability range of weak grids with voltage source converters

Similar Documents

Design and analysation of DC voltage synchronisation control for a VSC-MTDC based on virtual synchronous generator

FPGA implementation of impedance-compensated phase-locked loop for HVDC converters

Adaptive Impedance-Conditioned Phase-Locked Loop for the VSC Converter Connected to Weak Grid

PLL effect on subsynchronous torsional interaction with VSC-HVDC

Modeling of VSC Connected to Weak Grid for Stability Analysis of DC-Link Voltage Control

Examination on the parameter stability region of the VSC control system in VSC-HVDC transmission systems

Stability and control of mixed AC–DC systems with VSC-HVDC: a review

Impact of Short-Circuit Ratio and Phase-Locked-Loop Parameters on the Small-Signal Behavior of a VSC-HVDC Converter

Flicker transfer for three-phase voltage source converter in distribution network

Impedance-compensated grid synchronisation for extending the stability range of weak grids with voltage source converters