NDLI: Multiple channel error-correction algorithms for LCC decoding of Reed-Solomon codes and its high-speed architecture design

Content Provider	IET Digital Library
Author	Wang, Lingyu Zhang, Wei Wang, Yang Hu, Yan Liu, Yanyan
Abstract	Reed-Solomon (RS) code is one of the most widely used error control codes. The decoding algorithms of RS code can be briefly divided into hard-decision decoding (HDD) and algebraic soft-decision decoding (ASD). However, traditional RS decoding algorithms perform unsatisfactorily over bursty channel. Therefore, many modified RS decoding algorithms utilised in bursty channel decoding were proposed. However all of them are HDD and the computation is costly. In this study, the authors propose an ASD algorithm which can be utilised both in additive white Gaussian noise channel and bursty channel. In order to be utilised in multiple channel, the proposed algorithm combines original HDD-based low-complexity chase (HDD-LCC) and burst-error correcting (BC) together. What's more, BC is also modified by adding in the mechanism of pre-judgement to reduce the iterations of BC. The modified algorithm can give a coding gain reaching up to 0.1268 and 1.33 dB compared with BC and HDD-LCC, respectively when symbol error rate (SER) is 10 − 4 in bursty channel. The proposed RS decoder is implemented and synthesised with Semiconductor Manufacturing International Corporation 0.13-μm CMOS technology library. The results show the proposed decoder can operate at 200 MHz to achieve the throughput of 1.673 Gbps.
Starting Page	1407
Ending Page	1415
Page Count	9
ISSN	17518628
Volume Number	11
e-ISSN	17518636
Issue Number	Issue 9, Jun (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-com/11/9
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-com.2016.0371
Journal	IET Communications
Publisher Date	2017-03-02
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Additive White Gaussian Noise Channel Algebraic Soft-decision Decoding ASD Bursty Channel Bursty Channel Decoding Channel Coding CMOS Technology Library Code Decoding Algorithm Error Control Code Error Correction Code Gaussian Channel Hard-decision Decoding HDD High-speed Architecture Design LCC Decoding Multiple Channel Error Correction Algorithm Reed-Solomon Code RS Code RS Decoding Algorithm Semiconductor Manufacturing International Corporation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient architecture for algebraic soft-decision decoding of Reed–Solomon codes

Low complexity decoding of Reed–Solomon codes over magnetic recording channels

On a high-speed Reed-Solomon Codec architecture for 43 Gb/s optical transmission systems

Low-Complexity Chase Decoding of Reed–Solomon Codes Using Channel Evaluation

Definition of reed-solomon (rs) codes.

High-speed re-encoder design for algebraic soft-decision Reed-Solomon decoding

High-speed area-efficient versatile Reed-Solomon decoder design for multi-mode applications

Algebraic Soft-Decision Decoder Architectures for Long Reed–Solomon Codes

A decoding algorithm for DEC RS codes

Multiple channel error-correction algorithms for LCC decoding of Reed-Solomon codes and its high-speed architecture design

Similar Documents

Efficient architecture for algebraic soft-decision decoding of Reed–Solomon codes

Low complexity decoding of Reed–Solomon codes over magnetic recording channels

On a high-speed Reed-Solomon Codec architecture for 43 Gb/s optical transmission systems

Low-Complexity Chase Decoding of Reed–Solomon Codes Using Channel Evaluation

Definition of reed-solomon (rs) codes.

High-speed re-encoder design for algebraic soft-decision Reed-Solomon decoding

High-speed area-efficient versatile Reed-Solomon decoder design for multi-mode applications

Algebraic Soft-Decision Decoder Architectures for Long Reed–Solomon Codes

A decoding algorithm for DEC RS codes

Multiple channel error-correction algorithms for LCC decoding of Reed-Solomon codes and its high-speed architecture design