NDLI: ILDPC coded RCM scheme with optimised interleaver

Content Provider	IET Digital Library
Author	Cui, Yongqiang Chen, Shaoping Xiong, Zixiang Wang, Xiaolei Li, Dawei
Abstract	In this study, an irregular low-density parity-check (iLDPC) coded rate compatible modulation (iLDPC-RCM) is proposed. A particularly designed interleaver is inserted between LDPC and RCM such that a fast convergence and a low bit-error rate (BER) can be achieved. The combination of strong error correction capability of irregular LDPC code and the seamless adaptation of RCM enables the proposed scheme to achieve a robust and spectrally efficient transmission over time-varying channels. In addition, a joint belief propagation algorithm is proposed to lower the BER of iLDPC-RCM and speed up the convergence of iterative decoding. Simulation results show that the proposed iLDPC-RCM improves the BER and throughput performance while maintaining an acceptable computational complexity at the same time, validating its advantages over the regular LDPC coded RCM with the same coding rate.
Starting Page	2052
Ending Page	2057
Page Count	6
ISSN	17518628
Volume Number	12
e-ISSN	17518636
Issue Number	Issue 16, Oct (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-com/12/16
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-com.2018.5288
Journal	IET Communications
Publisher Date	2018-07-02
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	BER Code Coding Rate Computational Complexity Error Correction Capability Error Correction Code Error Statistics ILDPC Coded RCM Scheme Irregular LDPC Code Iterative Decoding Low Bit-error Rate Low-density Parity-check Coded Rate Compatible Modulation Optimised Interleaver Parity Check Code Spectrally Efficient Transmission Statistics Throughput Performance Time-varying Channel
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Computer Science Applications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Irregular LDPC-polar concatenation scheme with designed scaling factors

Finite-length rate-compatible LDPC codes: a novel puncturing scheme - [transactions letters]

Iterative detection and decoding for non-binary LDPC coded partial-response channels with written-in errors

On Trapping Sets and Guaranteed Error Correction Capability of LDPC Codes and GLDPC Codes

A 2.37-Gb/s 284.8 mW Rate-Compatible (491,3,6) LDPC-CC Decoder

The design of efficiently-encodable rate-compatible LDPC codes - [transactions papers]

Error rate estimation of low-density parity-check codes on binary symmetric channels using cycle enumeration

Estimation of Bit and Frame Error Rates of Finite-Length Low-Density Parity-Check Codes on Binary Symmetric Channels

UIBF decoding to lower the error floors of high-rate systematic LDPC codes

ILDPC coded RCM scheme with optimised interleaver

Similar Documents

Irregular LDPC-polar concatenation scheme with designed scaling factors

Finite-length rate-compatible LDPC codes: a novel puncturing scheme - [transactions letters]

Iterative detection and decoding for non-binary LDPC coded partial-response channels with written-in errors

On Trapping Sets and Guaranteed Error Correction Capability of LDPC Codes and GLDPC Codes

A 2.37-Gb/s 284.8 mW Rate-Compatible (491,3,6) LDPC-CC Decoder

The design of efficiently-encodable rate-compatible LDPC codes - [transactions papers]

Error rate estimation of low-density parity-check codes on binary symmetric channels using cycle enumeration

Estimation of Bit and Frame Error Rates of Finite-Length Low-Density Parity-Check Codes on Binary Symmetric Channels

UIBF decoding to lower the error floors of high-rate systematic LDPC codes

ILDPC coded RCM scheme with optimised interleaver